EasyManua.ls Logo

Sharp HT-CN150DVW - Page 72

Sharp HT-CN150DVW
123 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
HT-CN150DVW
72
Table 1 ES6629 Pin Description
Name Pin Numbers I/O Definition
VD33 1,10,19,35,44,53,62,79,96,126,185 P I/O power supply.
VID_XI 2 I Crystal input.
VID_XO 3 O Crystal output.
CLK 4 I System clock.
DMA [11:0] 5:8 11:17, 20 O DRAM address bus.
VS33 9,18,34,43,52,61,78,95,119,127,186,208 G Ground for I/O power supply.
DCAS# 21 O DRAM column address strobe (active-low).
DCS[1:0]# 22,23 O DRAM chip select (active-low).
DRAS[2:0]# 24,25,28 O DRAM row address strobe (active-low).
VSS 26,70,86,137,197 G Ground for core power supply.
VDD 27,71,87,138,198 P Core power supply.
DSCK_EN
29
O DRAM clock enable output.
DOE# O DRAM output enable (active-low).
DWE# 30 O DRAM write enable (active-low).
DB[15:0] 31:33,36:42,45:50 I/O DRAM data bus.
DSCK 51 O Output clock to DRAM.
DQM 54 O Data input/output mask.
LA[21:0] 56:60, 63:69. 72:77, 80:82 O RISC port address bus.
LCS[3:0]# 83:85,88 O RISC port chip select (active-low).
LWRLL# 89 O RISC port low-byte write enable (active-low).
LOE# 90 O RISC port output enable (active-low).
LD[7:0] 91:94, 97:100 I/O RISC port data bus; (5V tolerant input).
RSD 101 I Audio receive serial data; (5V tolerant input).
RBCK 102 I Audio receive bit clock; (5V tolerant input).
RWS 103 I Audio receive frame sync; (5V tolerant Input).
VD33_PL 104 P Power for PLL block.
VS33_PL 105 G Ground for PLL block.
VREF
106
I Internal voltage reference to video DAC.
YUV1 O YUV pixel 1 output data.
COMP
107
I Compensation input.
YUV3 O YUV pixel 3 output data.
RSET
108
I DAC current adjusment resistor input.
YUV4 O YUV pixel 4 output data.
FDAC
109
O Video DAC output. Refer to description and matrix for UDAC pin 115.
YUV7 O YUV pixel 7 output data.
VDAC
110
O Video DAC output. Refer to description and matrix for UDAC pin 115.
YUV6 O YUV pixel 6 output data.
VD33_DA 111 P Power for I/O power supply for VDAC.
VS33_DA 112 G Ground for I/O power supply for VDAC.
YDAC
113
O Video DAC output. Refer to description and matrix for UDAC pin 115.
YUV5 O YUV pixel 5 output data.
CDAC
114
O Video Dac output. Refer to description and matrix for UDAC pin 115.
YUV2 O YUV pixel 2 output data.

Table of Contents

Related product manuals