CELESTRA INTERFACE BOARD, 562-912
(
TPl
L
‘El0
lC7 ‘lx
Cl1
0” - ;;”
lC2n
-0 - 63-y) ZC4
C5
Cl2 -
C2lO
I 1
, ‘,
1-7
lCl5 Q
Cl7
2120
CELESTFIA INTEFFACE
A!33 542-192 0
- w
C24
J zi
\
I
J1 /
SELECTED BAUD RATE
1
CLOCK FOR OUTPUT DRIVER
JWl
to
JW2
FOR ,
FOR
60
HERTZ $
50
:
HERTZ ‘0
The Celestra interface board transmits time data to Celestra clock systems every minute. The transmission rate
must be compatible with the line frequency (50 or 60 Hertz), which is determined by JWl (IN for 60 Hz) or JW2
(IN for 50 Hz).
Switch package Jl selects the baud rate for the Celestra data. Although it will operate at any baud rate, we usually
choose the baud rate identified as Baud Rate 3 on the CPU board (see Figure 1). Therefore, to properly set the
switches, you must:
1. Determine the value assigned to Baud Rate 3 on the CPU board (300 baud, 1200 baud, etc.):
2. Select the BAUD 3 switch on switch package Jl of the Celestra interface board; and
3. Define the value of BAUD 3 using the appropriate switch.
For example, if Baud Rate 3 on the CPU board is defined as 2400 baud, then CLOSE the BAUD 3 and 2460 B
switches on switch package Jl .
Note: There should always be two switches closed on switch package Jl. The BAUD 3 switch will always be
CLOSED: the other switch will define the value of BAUD 3.
21