EasyManua.ls Logo

Skyworks Si5391 - User Manual

Default Icon
94 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
Loading...
Si5391 Reference Manual
Ultra Low Jitter, Any-Frequency, Any Output Clock Generator:
Si5391 Reference Manual
The Si5391 Clock Generators combine MultiSynth™ technologies to enable any-fre-
quency clock generation for applications that require the highest level of jitter perform-
ance. These devices are programmable via a serial interface with in-circuit programma-
ble nonvolatile memory (NVM) ensuring power up with a known frequency configura-
tion.
RELATED DOCUMENTS
Si5391 Data Sheet
Si5391 Device Errata
Si5391-EVB User Guide
Si5391-EVB Schematics, BOM & Layout
IBIS models
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com
1 Rev. 0.5 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • January 11, 2022 1

Table of Contents

Question and Answer IconNeed help?

Do you have a question about the Skyworks Si5391 and is the answer not in the manual?

Summary

Work Flow Using ClockBuilder Pro and the Register Map

Field Programming

Describes field programming using ClockBuilder Pro for Si5391/Si5391P devices.

Family Product Comparison

Grade P (Precision) Restrictions and Requirements

Details restrictions and requirements for the Si5391P Precision grade for <100 fs jitter.

Si5391 P Grade Frequency Plan Rules

Outlines rules for output clock placement and format for Si5391P <100 fs jitter.

Functional Description

Dividers

Explains the five main divider classes (input, feedback, output N, output R) in the Si5391/Si5391P.

Power-up, Reset, and Initialization

Dynamic PLL Changes

Dynamic Changes to Output Frequencies without Changing PLL Settings

Describes changing output frequencies dynamically without altering PLL settings.

Dynamic Changes to Output Frequencies while Changing PLL Settings Using a CBPro Register Map

Explains dynamic frequency changes with PLL settings using CBPro register maps.

NVM Programming

Clock Inputs

Reference Input Selection (INO, IN1, IN2, XA;XB)

Explains how to select clock inputs using pins or register control.

Types of Inputs

Details various input types supported by the Si5391, including crystal and external clocks.

Fault Monitoring

Describes fault indicators like Loss of Signal (LOS) and Loss of Lock (LOL).

Outputs

Output Crosspoint Switch

Explains how the crosspoint switch connects MultiSynths to output drivers.

Output Divider (R) Synchronization

Details the synchronization of output R dividers for phase alignment.

Performance Guidelines for Outputs

Provides guidelines for output clock placement to minimize crosstalk and jitter.

Output Signal Format

Covers differential and LVCMOS output signal formats and their configurations.

Output Enable;Disable

Explains how clock outputs are enabled or disabled using various signals.

Output Buffer Supply Voltage Selection

Specifies settings for output buffer supply voltage to match VDDOx.

Output Delay Control

Describes how to adjust input-to-output skew dynamically.

Zero Delay Mode (All Si5391 Devices Except Si5391 P)

Digitally-Controlled Oscillator (DCO) Mode (All Si5391 Devices Except Si5391 P)

Using the N Dividers for DCO Applications

Details controlling N dividers digitally for frequency margining or CPU speed control.

Using the M Divider for DCO Applications

Explains using the M divider to treat the VCO as a DCO for frequency changes.

Serial Interface

I2 C Interface

Describes the I2C serial interface operation, addressing, and modes.

SPI Interface

Details the SPI serial interface operation, including 4-wire and 3-wire modes.

Crystal, XO and Device Circuit Layout Recommendations

64-Pin QFN Si5391;Si5391 P Layout Recommendations

Provides layout guidelines for the 64-pin QFN package, including layer descriptions.

Power Management

Power Management Features

Details registers for powering down unused functions to minimize power consumption.

Power Supply Recommendations

Offers recommendations for power supply filtering and layout for optimal timing performance.

Power Supply Sequencing

Explains the four classes of supply voltages and requirements for output clock alignment.

Grounding Vias

Provides guidelines for using grounding vias for heat transfer and minimizing inductance.

Register Map

Base vs. Factory Preprogrammed Devices

Differentiates between base and factory preprogrammed (custom OPN) Si5391/Si5391P devices.

Base Devices (a.k.a. Blank Devices)

Describes base devices and their configuration requirements for usable operation.

Factory Preprogrammed (Custom OPN) Devices

Explains factory preprogrammed devices and custom OPN creation using ClockBuilder Pro.

Register Map Overview and Default Settings Values

Provides an overview of the register map structure and default settings.

Si5391 A;B Register Map

Page 0 Registers Si5391

Details registers on Page 0, including Die Revision, Page Select, and Part Number.

Page 1 Registers Si5391

Details registers on Page 1, covering output clock configuration and divider settings.

Page 2 Registers Si5391

Details registers on Page 2, focusing on P-dividers and their enable/set controls.

Page 3 Registers Si5391

Details registers on Page 3, covering N-divider numerator, denominator, and update bits.

Page 9 Registers Si5391

Details registers on Page 9, including XAXB configuration and I/O voltage select.

Page A Registers Si5391

Details registers on Page A, covering N divider clocks, phase interpolator bypass, and power down.

Page B Registers Si5391

Details registers on Page B, including loss of signal clock disable and divider clock disables.

Revision History

Skyworks Si5391 Specifications

General IconGeneral
BrandSkyworks
ModelSi5391
CategoryPortable Generator
LanguageEnglish