EasyManua.ls Logo

ST STM32H743 Series

ST STM32H743 Series
48 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
Loading...
June 2017 DocID029918 Rev 1 1/48
1
AN4938
Application note
Getting started with STM32H7x3 hardware development
Introduction
This application note is intended for system designers who develop applications based on
STM32H7x3 microcontroller line (STM32H743xx or STM32H753xx) and need an
implementation overview of the following hardware features:
Power supply
Package selection
Clock management
Reset control
Boot mode settings
Debug management.
This document describes the minimum hardware resources required to develop an
application based on an STM32H743xx or STM32H753xx microcontroller.
Reference documents
The following documents are available on www.st.com:
STM32H743xx data brief
STM32H753xx data brief
Oscillator design guide for STM8S, STM8A and STM32 microcontrollers application note
(AN2867)
STM32 microcontroller system memory boot mode application note (AN2606).
www.st.com

Table of Contents

Question and Answer IconNeed help?

Do you have a question about the ST STM32H743 Series and is the answer not in the manual?

ST STM32H743 Series Specifications

General IconGeneral
CoreARM Cortex-M7
Flash MemoryUp to 2 MB
SRAMUp to 1 MB
ADCUp to 3x 16-bit
DACUp to 2x 12-bit
Communication InterfacesUSB, CAN, SPI, I2C, UART, Ethernet
Operating Temperature-40°C to 85°C
PackageBGA, LQFP

Summary

Introduction to STM32 H7 x3 Hardware Development

1 Power Supplies

1.3 Reset and power supply supervisor

Covers POR/PDR, PVD, AVD, and system reset mechanisms.

3 Clocks

3.1 HSE oscillator clock

Details on HSE clock sources: external user clock and crystal resonator.

3.2 LSE oscillator clock

Information on LSE clock sources: external user clock and crystal resonator.

3.3 Clock security system (CSS)

Explains the CSS for HSE and LSE oscillators to ensure clock stability.

4 Boot Configuration

4.1 Boot mode selection

How to select boot modes using BOOT pin and option bytes.

5 Debug Management

5.2 SWJ debug port (serial wire and JTAG)

Overview of the SWJ-DP, combining JTAG and SW-DP interfaces.

Related product manuals