ST STM32H743 Series

To Next Page

To Previous Page

Alternate function mapping to pins AN4938

18/48 DocID029918 Rev 1

2 Alternate function mapping to pins

In order to easily explore the peripheral alternate functions mapping to the pins it is

recommended to use the STM32CubeMX tool available on http://www.st.com.

Figure 10. STM32CubeMX example screen-shot

Main Page

Table of Contents2
Power Supplies7
Introduction7
Independent Analog Supply and Reference Voltage7
USB Transceiver Independent Power Supply7
Figure 1. VDD33USB Connected to VDD Power Supply8
Figure 2. VDD33USB Connected to External Power Supply9
Figure 3. VDD50USB Power Supply9
Battery Backup Domain10
LDO Voltage Regulator10
Power Supply Scheme11
Figure 4. Power Supply Overview12
Reset and Power Supply Supervisor13
Power-On Reset (Por)/Power-Down Reset (PDR)13
Programmable Voltage Detector (PVD)13
Figure 5. Power on Reset/Power down Reset Waveform13
Analog Voltage Detector (AVD)14
System Reset14
Figure 6. PVD Threshold14
Internal Reset on15
Internal Reset off15
Figure 7. Reset Circuit15
Figure 8. Power Supply Supervisor Interconnection with Internal Reset off16
Bypass Mode17
Figure 9. NRST Circuitry Timing Example17
Alternate Function Mapping to Pins18
Figure 10. Stm32Cubemx Example Screen-Shot18
Clocks19
HSE Oscillator Clock19
Figure 11. HSE External Clock19
Figure 12. HSE Crystal/Ceramic Resonators19
External User Clock (HSE Bypass)20
External Crystal/Ceramic Resonator (HSE Crystal)20
LSE Oscillator Clock20
External Clock (LSE Bypass)21
External Crystal/Ceramic Resonator (LSE Crystal)21
Figure 13. LSE External Clock21
Figure 14. LSE Crystal/Ceramic Resonators21
Clock Security System (CSS)22
Boot Configuration23
Boot Mode Selection23
Table 1. Boot Modes23
Boot Pin Connection24
System Bootloader Mode24
Table 2. Stm32H743/753Xx Bootloader Communication Peripherals24
Figure 15. Boot Mode Selection Implementation Example24
Debug Management26
Introduction26
SWJ Debug Port (Serial Wire and JTAG)26
TPIU Trace Port26
Figure 16. Host to Board Connection26
External Debug Trigger27
Pinout and Debug Port Pins27
SWJ Debug Port Pins27
Table 3. TPIU Trace Pins27
Table 4. External Debug Trigger Pins27
Flexible SWJ-DP Pin Assignment28
Table 5. SWJ Debug Port Pins28
Table 6. Flexible SWJ-DP Assignment28
Internal Pull-Up and Pull-Down on JTAG Pins29
SWJ Debug Port Connection with Standard JTAG Connector29
Figure 17. JTAG Connector Implementation29
Recommendations30
Printed Circuit Board30
Component Position30
Ground and Power Supply (VSS,VDD)30
Decoupling30
Other Signals31
Unused I/Os and Features31
Figure 18. Typical Layout for VDD/VSS Pair31
Reference Design32
Description32
Clocks32
Reset32
Boot Mode32
SWJ Interface32
Power Supply32
Component References32
Table 7. Mandatory Components32
Table 8. Optional Components33
Figure 19. STM32H753XI Reference Schematic34
Table 9. Reference Connection for All Packages35
Recommended PCB Routing Guidelines for Stm32H743/753Xx Devices39
PCB Stack-Up39
Figure 20. Four Layer PCB Stack-Up Example39
Crystal Oscillator40
Power Supply Decoupling40
Figure 21. Six Layer PCB Stack-Up Example40
Figure 22. Decoupling Capacitor Placement Depending on Package Type41
Figure 23. Example of Decoupling Capacitor Placed Underneath the Stm32H743/753Xx41
High Speed Signal Layout42
SDMMC Bus Interface42
Flexible Memory Controller (FMC) Interface42
Quadrature Serial Parallel Interface (QUADSPI)43
Embedded Trace Macrocell (ETM)45
Table 10. Document Revision History47

Table of Contents

Related product manuals