EasyManuals Logo

Tektronix FG 5010 User Manual

Tektronix FG 5010
306 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #163 background imageLoading...
Page #163 background image
7
П
П
П
7
n
П
П
П
П
П
П
П
C
C
is
tested
for
a
low
,
causing
Error
324
if
it
is
high
.
Next
,
the
loop
cycle
counter
is
clocked
again
by
setting
U1340
pin
9
high
.
This
should
clock
the
loop
cycle
counter
from
1
to
,
causing
the
terminal
count
gate
U1230
pin
6
to
go
high
,
and
reset
U1220A
through
gate
U1222A
.
U1220
pin
13
is
tested
for
a
high
,
and
Error
324
is
displayed
if
it is
low
.
U1220B
should
reset
when
it
is
clocked
,
by
setting
U1340
pin
9
low
.
U1220
pin
8
is
tested
for
a
high
,
causing
Error
323
if
it
is
low
.
During
the
time
that
U1220B
was
set
,
the
reference
fre
quency
counters
(
U1320
and
U1322
)
should
count
the
4
MHz
reference
clock
.
The
reference
count
is
read
through
shift
registers
U1330
and
U1332
and
tested
for
a
count
of
453E
to
4544
Hex
;
Error
322
is
displayed
if
it is
incorrect
.
Then
,
the
reference
frequency
counters
are
reset
by
setting
U1212
pin
3
low
.
U1212
pin
3
is
set
high
,
and
U1220B
is
set
by
toggling
U1340
pin
9.
The
MPU
waits
20
ms
for
the
refer
ence
frequency
counters
to
overflow
;
the
overflow
bit
(
U1322
pin
12
)
is
tested
for
a
high
,
and
Error
323
is
dis
played
if
it
is
low
.
This
completes
the
frequency
control
logic
test
on
the
Loop
2
board
.
Errors
325
,
327
,
328
,
329
,
330
,
331
,
332.
The
Loop
1
board
is
tested
by
using
the
frequency
control
logic
on
the
Loop
2
board
.
The
reference
and
loop
cycle
counters
are
used
as
a
frequency
counter
.
Loop
1
is
set
for
the
continu
ous
mode
on
the
2
MHz
frequency
range
.
The
frequency
DAC
(
digital
to
analog
converter
,
U1612
)
is
set
to
a
maxi
mum
count
of
4095.
The
frequency
generated
by
Loop
1
is
measured
by
Loop
2
and
tested
to
see
if
it
is
between
1.6
MHz
and
4.0
MHz
.
Error
327
is
displayed
if
this
test
fails
.
The
frequency
prescaler
(
U1232
,
Loop
2
)
is
set
to
di
vide
by
10
,
and
the
frequency
is
measured
again
.
If
the
prescaled
output
is
not
between
160
kHz
and
320
kHz
Error
325
is
displayed
.
Each
frequency
range
is
tested
for
a
top
end
frequency
between
2
and
4
;
i.e.
,
the
2
kHz
range
is
tested
for
a
frequency
between
2
kHz
and
4
kHz
.
Each
of
these
frequency
range
tests
is
performed
at
10
,
50
,
and
90
REV
JAN
1982
Maintenance
-
FG
5010
percent
symmetry
settings
.
Errors
328
,
329
,
330
,
331
,
and
332
correspond
to
ranges
2
kHz
,
20
kHz
,
200
kHz
,
2
MHz
,
and
20
MHz
.
Error
326.
With
the
Loop
1
board
set
for
20
MHz
,
the
low
frequency
generator
is
tested
by
measuring
the
frequency
of
the
low
frequency
square
signal
(
U1210
pin
13
,
Loop
2
)
.
The
loop
cycle
counter
is
set
for
a
count
of
one
cycle
.
The
clock
multiplexer
for
the
loop
cycle
counter
(
U1222B
,
Loop
2
)
is
set
to
select
the
LFSQ
signal
.
The
frequency
is
measured
and
Error
326
is
displayed
if
it is
not
between
200
Hz
and
400
Hz
.
Error
333.
The
next
test
performed
is
on
the
burst
counter
on
the
Sine
Shaper
board
.
For
this
test
,
the
Loop
1
board
is
set
to
2
MHz
and
placed
in
the
burst
mode
.
The
loop
cycle
counter
counts
the
exact
number
of
cycles
in
the
burst
.
The
loop
cycle
counter
(
U1130
,
U1132
,
U1110
,
and
U1120
,
Loop
2
)
is
preset
to
a
count
of
9999
cycles
.
Then
the
burst
count
is
set
for
9999
cycles
.
The
frequency
prescaler
(
U1232
,
Loop
2
)
is
set
to
divide
by
1
,
and
the
duty
cycle
control
bit
(
U1340
pin
9
,
Loop
2
)
is
set
high
.
The
loop
cycle
counter
is
enabled
to
count
by
setting
U1212
pin
3
,
Loop
2
high
.
The
MPU
triggers
the
burst
using
the
manual
!
trigger
signal
.
When
the
burst
is
completed
the
HFSQ
signal
from
Loop
1
(
U1232
pin
14
,
Loop
2
)
should
be
high
.
The
loop
cycle
counter
counted
down
from
9999
to
,
causing
the
terminal
count
signal
(
U1230
pin
6
,
Loop
2
)
to
go
high
.
The
next
high
to
low
transition
of
HFSQ
clocks
U1220B
,
Loop
2
,
indicating
measurement
completed
.
U1220
pin
8
,
Loop
2
is
tested
for
a
low
,
causing
Error
333
if
it
is
high
.
This
indicates
that
the
burst
was
longer
than
9999
cycles
.
Then
,
the
duty
cycle
control
bit
(
U1340
pin
9
,
Loop
2
)
is
set
low
,
causing
U1220B
to
clock
from
the
set
to
the
reset
state
.
If
the
burst
was
shorter
than
9999
cycles
,
the
terminal
count
signal
(
U1230
pin
6
)
will
not
be
high
,
and
U1220B
will
not
reset
.
U1220
pin
8
,
Loop
2
is
tested
for
a
high
,
causing
Error
333
if
it
is
low
.
This
test
fails
if
the
manual
trigger
function
does
not
work
.
7-13

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Tektronix FG 5010 and is the answer not in the manual?

Tektronix FG 5010 Specifications

General IconGeneral
BrandTektronix
ModelFG 5010
CategoryPortable Generator
LanguageEnglish

Related product manuals