EasyManuals Logo

Tektronix FG 5010 User Manual

Tektronix FG 5010
306 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #85 background imageLoading...
Page #85 background image
П
C
C
cc
n
П
n
1
П
n
n
П
n
c
C
+1
V
ØV
-۱۷
K
V
UP
(
18
)
10X
SYMMETRY
td
K
V
UP
(
50
)
|
TIME
(
NS
)
td
frequency
ranges
.
This
is
done
at
both
extremes
of
the
sig
nal
,
since
the
overshoot
occurs
on
both
negative
and
posi
tive
peaks
.
Fig
.
4-7
.
Stylized
triangle
waveforms
showing
different
trip
-
point
voltages
with
different
ramp
rate
.
Refer
again
to
Fig
.
4-7
for
the
following
discussion
.
The
solid
waveform
is
one
that
has
50
%
symmetry
,
and
the
dashed
-
line
image
is
unsymmetrical
,
having
10
%
on
one
slope
and
90
%
on
the
other
.
With
the
same
loop
time
delay
,
the
sharper
slope
of
the
rising
signal
requires
a
different
switching
potential
to
avoid
overshoot
and
a
resulting
fre
quency
and
amplitude
change
.
In
the
figure
,
K
V₁
(
10
)
and
K
V₁
(
50
)
are
compensating
voltages
required
for
10
%
and
50
%
symmetry
waveforms
,
respectively
.
The
V
and
V.
voltages
applied
to
the
Shrink
Control
Amplifier
compen
sates
for
the
symmetry
difference
,
since
both
are
generated
by
the
symmetry
circuits
.
UP
UP
UP
DN
In
summary
,
the
current
applied
to
the
Level
Detector
from
the
Shrink
Circuits
is
a
function
of
both
frequency
and
symmetry
of
the
triangle
waveform
.
Shrink
Control
Amplifier
Refer
back
to
Fig
.
4-6
,
which
is
a
simplified
diagram
of
the
Shrink
Circuits
.
This
circuit
consists
of
multiple
trans
mission
gate
U1841
,
amplifiers
U1641A
and
U1641C
,
and
related
components
.
The
V
and
V
voltages
from
the
symmetry
circuits
are
applied
to
the
input
resistors
at
the
inputs
of
U1841
.
Two
sets
of
resistors
are
connected
to
the
UP
DN
50
%
SYMMETRY
Theory
of
Operation
-
FG
5010
3467-14
gate
;
R1747
,
R1755
,
and
R1745
connect
to
the
upper
in
puts
,
as
do
R1746
,
R1744
,
and
R1756
;
the
set
that
is
con
nected
to
the
lower
inputs
are
R1757
,
R1748
,
and
R1842
.
Both
sections
operate
very
much
the
same
,
so
only
the
up
per
section
is
discussed
in
detail
.
UP
DN
The
two
sets
of
three
input
resistors
are
each
arranged
in
value
so
that
each
ascending
size
is
ten
times
the
former
.
One
set
is
connected
to
the
V
voltage
,
the
other
to
the
V.
voltage
.
On
the
other
end
,
a
pair
of
resistors
form
a
summing
point
for
the
two
voltages
at
each
of
the
YO
,
Y1
,
and
Y3
inputs
to
the
gate
.
(
The
Y2
and
X2
inputs
are
not
used
.
)
Depending
on
the
state
of
K1331
and
K1323
,
one
of
the
three
pairs
of
input
resistors
is
selected
.
The
opposite
contacts
of
these
two
relays
select
the
capacitors
that
set
the
loop
to
the
second-
and
third
-
highest
frequency
ranges
,
depicted
on
Diagram
12.
Thus
,
if
the
highest
range
is
select
ed
,
both
capacitor
contacts
(
K1331A
and
K1323A
)
are
open
,
which
causes
both
shrink
current
contacts
(
K1331B
and
K1323B
)
to
be
closed
.
The
input
code
to
pins
9
and
10
is
thus
11
,,
which
enables
the
Y3
input
(
X3
in
the
lower
section
)
,
applying
current
through
the
selected
resistors
to
the
amplifier
.
Since
the
Y3
resistance
is
the
smallest
combi
nation
of
the
group
,
the
amplifier
has
the
highest
gain
,
pro
duces
the
most
current
,
and
ultimately
the
least
total
shrink
current
.
If
the
next
lower
frequency
range
is
selected
,
K1331B
opens
and
K1323B
closes
,
which
applies
a
resis
tance
that
is
ten
times
larger
than
the
previous
one
,
through
the
Y1
input
.
Likewise
,
the
next
smaller
frequency
range
selects
the
YO
input
resistors
,
which
are
100
times
larger
4-15

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Tektronix FG 5010 and is the answer not in the manual?

Tektronix FG 5010 Specifications

General IconGeneral
BrandTektronix
ModelFG 5010
CategoryPortable Generator
LanguageEnglish

Related product manuals