EasyManuals Logo

Tektronix FG 5010 User Manual

Tektronix FG 5010
306 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #90 background imageLoading...
Page #90 background image
Theory
of
Operation
-
FG
5010
FREEGATE
(
DATA
)
1BA
>>
4-20
FROM
LOOP2
TRIG
/
GATE
TRIG
/
GATE
END
OF
BURST
FROM
SINE
SH
.
SEL
SQ
BURST
(
DATA
)
U1211A
STOP
LP
(
DATA
)
크카
BURST
HI
RANGE
(
DATA
)
BU
BEGIN
RAMP
DOWN
HF
SQ
PW
5nS
EOB
STOP
LOOP
U1211B
HIGH
RANGE
blocked
from
passing
through
U1211A
,
but
go
directly
through
U1211B
.
When
the
signal
is
low
,
U1211A
can
pass
triggering
signals
to
the
pulse
-
forming
network
at
the
output
of
the
gate
.
Likewise
,
the
BURST
signal
at
the
base
of
Q1201
comes
from
the
latch
,
and
controls
the
reset
input
of
U1201A
(
pin
4
)
to
enable
burst
operation
when
low
,
and
disable
it
when
high
.
The
STOP
LP
line
from
U1301
is
ap
plied
to
the
set
input
of
U1201B
through
CR1401
.
This
line
is
used
by
the
CPU
to
control
the
loop
state
when
switching
modes
.
The
TRIG
/
GATE
signal
is
applied
to
U1211A
and
U1211B
,
which
with
R1213H
,
R1212
,
and
C1111
,
make
up
a
pulse
-
forming
network
.
Assuming
that
U1211A
pin
4
is
low
and
pin
5
is
high
,
the
output
is
low
for
both
U1211A
and
U1211B
.
When
the
TRIG
/
GATE
signal
moves
negative
,
the
output
of
U1211B
,
pin
14
,
rises
immediately
.
The
output
of
U1211A
,
pin
3
,
begins
to
rise
,
but
is
delayed
by
the
network
at
the
input
of
U1211B
,
pin
13.
Approximately
5
ns
later
,
pin
13
rises
sufficiently
to
pull
the
output
low
,
resulting
in
a
5
ns
pulse
.
One
of
these
pulses
occurs
with
each
applied
nega
tive
transition
.
The
pulse
is
applied
to
the
set
input
of
U1201A
,
and
the
reset
input
of
U1201B
.
TRIG
/
BURST
MODES
ONLY
F
S
CK
R
$
D
CK
Q
TRAMP
UP
Q
R
Q
U1201A
3
U1201B
Fig
.
4-11
.
Simplified
diagram
of
Trig
/
Gate
/
Burst
Logic
.
14
ANY
HI
ON
U1211C
INPUT
RUN
U1211C
DIFF
DRIVE
TO
Q1224
AND
Q1223
LO
HI
RUN
CMP
3467-18
The
logic
circuits
operate
in
three
modes
:
Burst
,
Trigger
,
and
Gate
.
The
following
discussion
treats
the
circuitry
as
it
operates
in
each
mode
.
Triggered
Mode
.
At
the
beginning
of
this
sequence
,
pin
11
is
pulled
low
to
allow
the
other
two
inputs
to
control
the
gate
.
The
FREEGATE
signal
is
low
,
which
allows
the
TRIG
/
GATE
signal
to
produce
a
5
ns
trigger
pulse
.
During
this
time
,
the
BURST
signal
is
high
,
since
the
burst
mode
is
not
selected
.
This
holds
U1201A
reset
,
which
in
turn
holds
pin
10
high
.
The
trigger
pulse
goes
to
the
set
input
,
pin
5
of
U1201A
,
and
the
reset
input
of
U1201B
.
The
pulse
has
no
effect
on
U1201A
,
since
the
burst
signal
is
still
high
at
the
reset
input
.
However
,
U1201B
resets
,
placing
a
high
level
at
output
pin
14.
This
enables
U1211C
pin
9
,
and
turns
on
the
loop
.
U1201B
pin
14
goes
low
when
SELSQWV
moves
high
at
the
Level
Detector
trip
point
of
the
triangle
,
thus
giving
control
of
U1211C
to
the
HFSQ
signal
at
pin
10.
Now
,
at
the
next
negative
transition
of
the
squarewave
signal
at
pin
10
,
the
output
of
U1211C
will
switch
,
causing
the
Clamp
Enable
Switch
to
change
state
,
and
will
stop
operation
of
the
main
loop
.
(
8
)
C
U
U
U
U
U
U
U
U

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Tektronix FG 5010 and is the answer not in the manual?

Tektronix FG 5010 Specifications

General IconGeneral
BrandTektronix
ModelFG 5010
CategoryPortable Generator
LanguageEnglish

Related product manuals