EasyManuals Logo
Home>Texas Instruments>Computer Hardware>Jacinto 7 DRA829

Texas Instruments Jacinto 7 DRA829 User Manual

Texas Instruments Jacinto 7 DRA829
55 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #11 background imageLoading...
Page #11 background image
(3) This pin is an input with an internal pulldown enabled. A rising edge on this GPI initiates the FSM trigger and associated sequence.
The sequence configures LDO1 to bypass mode, supplying 3.3 V. A falling edge triggers an alternate sequence which configures
LDO1 to LDO mode, supplying 1.8 V. See also Table 6-1
(4) If it is desired to disable the watchdog through hardware, GPIO_8 is required and must be set high by the time nRSTOUT goes high.
After nRSTOUT is high, the watchdog state is latched and the pin can be configured for other functions through software.
(5) This GPIO is not required for power sequencing or PMIC functionality and can be configured by software for a different purpose if
desired.
(6) GPIO4 of the TPS65941111 is not part of the power sequences, Section 6.3. This GPIO must be configured by the SOC at runtime.
4 Supporting Functional Safety Systems
By using the dual TPS6594-Q1 solution to power the DRA829V or TDA4VM processor, the system can leverage
the following PMIC functional safety features:
Independent Power Control of MCU and Main Rails
Independent Monitoring and Reset for MCU and Main Rails
Input Supply Monitoring
Output Voltage and Current Monitoring
Question and Answer Watchdog
Fault Reporting Interrupts
Enable Drive Pin that provides an independent path to disable system actuators
Error Pin Monitoring
Internal Diagnostics including voltage monitoring, temperature monitoring, and Built-In Self-Test
Refer to the Safety Manual of the TPS6594-Q1 device for full descriptions and analysis of the PMIC functional
safety features. These functional safety features can assist in achieving up to ASIL-D rating for a system.
Additionally, these features help in achieving the functional safety assumptions utilized by the processor to
achieve up to ASIL-D rating. See the DRA829/TDA4VM Safety Manual for Jacinto
7 Processors for a complete
list of functional safety system assumptions.
www.ti.com Supporting Functional Safety Systems
SLVUC99 – JANUARY 2022
Submit Document Feedback
Optimized Dual TPS6594-Q1 PMIC User Guide for Jacinto
7 DRA829 or
TDA4VM Automotive PDN-0C
11
Copyright © 2022 Texas Instruments Incorporated

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments Jacinto 7 DRA829 and is the answer not in the manual?

Texas Instruments Jacinto 7 DRA829 Specifications

General IconGeneral
BrandTexas Instruments
ModelJacinto 7 DRA829
CategoryComputer Hardware
LanguageEnglish

Related product manuals