Texas Instruments Jacinto 7 DRA829 User Manual

Table 5-4. LDO NVM Settings (continued)
Register Name Field Name
TPS65941213-Q1 TPS65941111-Q1
Value Description Value Description
LDO4_PG_WIND
OW
LDO4_OV_THR 0x3 +5% / +50 mV 0x3 +5% / +50 mV
LDO4_UV_THR 0x3 -5% / -50 mV 0x3 -5% / -50 mV
5.5 VCCA Settings
These settings detail the default monitoring enabled on VCCA. All these settings can be changed though I
2
C
after startup.
Table 5-5. VCCA NVM Settings
Register Name Field Name
TPS65941213-Q1 TPS65941111-Q1
Value Description Value Description
VCCA_VMON_CTRL VMON_DEGLITCH_SE
L
0x1 20 us 0x1 20 us
VCCA_VMON_EN 0x1 Enabled; OV and UV
comparators.
0x1 Enabled; OV and UV
comparators.
VCCA_PG_WINDOW VCCA_OV_THR 0x7 +10% 0x7 +10%
VCCA_UV_THR 0x7 -10% 0x7 -10%
VCCA_PG_SET 0x0 3.3 V 0x0 3.3 V
GENERAL_REG_1 FAST_VCCA_OVP 0x0 slow, 4us deglitch filter
enabled
0x0 slow, 4us deglitch filter
enabled
GENERAL_REG_3 LPM_EN_DISABLES_V
CCA_VMON
0x1 VCCA_VMON enabled if
VCCA_VMON_EN=1 and
LPM_EN=0
0x1 VCCA_VMON enabled if
VCCA_VMON_EN=1 and
LPM_EN=0
5.6 GPIO Settings
These settings detail the default configurations of the GPIO rails. All these settings can be changed though I
2
C
after startup. Note that the contents of the GPIOx_SEL field determine which other fields in the GPIOx_CONF
and GPIO_OUT_x registers are applicable. To understand which NVM fields apply to each GPIOx_SEL option,
see the Digital Signal Descriptions section in TPS6594-Q1 data sheet.
Table 5-6. GPIO NVM Settings
Register Name Field Name
TPS65941213-Q1 TPS65941111-Q1
Value Description Value Description
GPIO1_CONF GPIO1_OD 0x0 Push-pull output 0x0 Push-pull output
GPIO1_DIR 0x0 Input 0x0 Input
GPIO1_SEL 0x1 SCL_I2C2/CS_SPI 0x0 GPIO1
GPIO1_PU_SEL 0x0 Pull-down resistor selected 0x0 Pull-down resistor selected
GPIO1_PU_PD_EN 0x0 Disabled; Pull-up/pull-down
resistor.
0x0 Disabled; Pull-up/pull-down
resistor.
GPIO1_DEGLITCH_EN 0x0 No deglitch, only
synchronization.
0x0 No deglitch, only
synchronization.
GPIO2_CONF GPIO2_OD 0x0 Push-pull output 0x0 Push-pull output
GPIO2_DIR 0x0 Input 0x0 Input
GPIO2_SEL 0x2 SDA_I2C2/SDO_SPI 0x0 GPIO2
GPIO2_PU_SEL 0x0 Pull-down resistor selected 0x1 Pull-up resistor selected
GPIO2_PU_PD_EN 0x0 Disabled; Pull-up/pull-down
resistor.
0x1 Enabled; Pull-up/pull-down
resistor.
GPIO2_DEGLITCH_EN 0x0 No deglitch, only
synchronization.
0x1 8 us deglitch time.
www.ti.com Static NVM Settings
SLVUC99 – JANUARY 2022
Submit Document Feedback
Optimized Dual TPS6594-Q1 PMIC User Guide for Jacinto
™
7 DRA829 or
TDA4VM Automotive PDN-0C
21
Copyright © 2022 Texas Instruments Incorporated

Texas Instruments Jacinto 7 DRA829 Specifications

General

Brand	Texas Instruments
Model	Jacinto 7 DRA829
Category	Computer Hardware
Language	English