EasyManua.ls Logo

Texas Instruments LMK04828 - Feature Description; SYNC;SYSREF; JEDEC JESD204 B; How To Enable SYSREF

Texas Instruments LMK04828
54 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Clock Outputs (DCLKout and SDCLKout)
www.ti.com
36
SNAU145BMAY 2013Revised March 2018
Submit Documentation Feedback
Copyright © 2013–2018, Texas Instruments Incorporated
Typical Phase Noise Performance Plots
Figure 25. LMK04828 DCLKout2, VCO0, 245.76 MHz, Div10, LVPECL20 /w
240-Ω Emitter Resistor, DCLKoutX_MUX=Divider, IDL=1, ODL=0, Single Ended

Table of Contents

Other manuals for Texas Instruments LMK04828

Related product manuals