Texas Instruments LMK04828 - Feature Description (continued); Setup of SYSREF Example

www.ti.com Clock Outputs (DCLKout and SDCLKout)
37
SNAU145B–MAY 2013–Revised March 2018
Submit Documentation Feedback
Copyright © 2013–2018, Texas Instruments Incorporated
Typical Phase Noise Performance Plots
Figure 26. LMK04828 DCLKout2, VCO1, 245.76 MHz, Div12, LVPECL20 /w
240-Ω Emitter Resistor, DCLKoutX_MUX=Divider, IDL=1, ODL=0, Balun = ADT2-1T