Texas Instruments TAS5707 User Manual

23
22
SCLK
32Clks
LRCLK
LeftChannel
24-BitMode
1
19 18
20-BitMode
16-BitMode
15
14
MSB LSB
32Clks
RightChannel
2-ChannelLeft-JustifiedStereoInput
T0034-02
4
5
9 8
1
4
5
1
0
0
0
23
22 1
19 18
15
14
MSB LSB
4
5
9 8
1
4
5
1
0
0
0
SCLK
TAS5707, TAS5707A
www.ti.com SLOS556B –NOVEMBER 2008–REVISED NOVEMBER 2009
Left-Justified
Left-justified (LJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when it
is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at 32,
48, or 64 × f
S
is used to clock in the data. The first bit of data appears on the data lines at the same time LRCLK
toggles. The data is written MSB first and is valid on the rising edge of the bit clock. The DAP masks unused
trailing data bit positions.
NOTE: All data presented in 2s-complement form with MSB first.
Figure 20. Left-Justified 64-f
S
Format
Copyright © 2008–2009, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Link(s): TAS5707 TAS5707A

Texas Instruments TAS5707 Specifications

General

Brand	Texas Instruments
Model	TAS5707
Category	Amplifier
Language	English