AC
ADCINx
ADC
11.5 pF
Switch
R
s
R
on
C
p
C
h
V
REFLO
www.ti.com
Usage Notes and Known Design Exceptions to Functional Specifications
13
SPRZ412K–December 2013–Revised February 2020
Submit Documentation Feedback
Copyright © 2013–2020, Texas Instruments Incorporated
TMS320F2837xD Dual-Core MCUs Silicon Revisions C, B, A, 0
Advisory ADC: 12-Bit Input Capacitance When Switching Channel Groups
Revision(s) Affected 0, A, B
Details The ADC input model should be used to select the sample-and-hold (S+H) duration for
each ADC input. For the revisions affected, if the currently converting channel is an
even-numbered channel and the previously converted channel was an odd-numbered
channel (or vice versa), then the 12-bit input model will not accurately predict ADC input
performance. Under these conditions, an additional capacitance should be added to the
model. This capacitance has a value of 11.5 pF and should be placed between the S+H
switch and R
on
as shown in Figure 3.
Figure 3. Single-Ended Input Model
Workaround(s) For the revisions affected, when subsequent conversions switch between channel
groups, the S+H duration should be chosen to account for the additional capacitance.
Advisory ADC: Functionality of V
REFLO
Pins
Revision(s) Affected 0, A
Details The V
REFLO
pins on Revision 0 and Revision A silicon are not connected. V
REFLO
functionality for all ADCs is provided by an internal connection to V
SSA
on these revisions.
This may result in increased ADC noise and increased ADC-to-ADC crosstalk.
It is recommended that all V
REFLO
pins be connected to either V
SSA
or to 0-V low reference
voltage for these device revisions. This will allow printed circuit boards to be compatible
with future devices.
Workaround(s) None
Advisory ADC: Sensitivity to ESD Events
Revision(s) Affected 0, A
Details These TMX revisions have shown sensitivity to ESD damage when safe handling
procedures are not strictly followed. Specifically, the ADC performance can be degraded
after an ESD event.
Workaround(s) TI always recommends best practice ESD safe device handling. For these TMX
revisions, extra care should be taken to ensure proper ESD handling procedures are
followed (that is, use ESD mats, wrist-straps, ionizers, and so forth). If ADC performance
becomes degraded, replace the device.