www.ti.com
Usage Notes and Known Design Exceptions to Functional Specifications
15
SPRZ412K–December 2013–Revised February 2020
Submit Documentation Feedback
Copyright © 2013–2020, Texas Instruments Incorporated
TMS320F2837xD Dual-Core MCUs Silicon Revisions C, B, A, 0
Advisory ADC: ADC Sparkle Codes
Revision(s) Affected 0, A
Details The ADC may give conversion results with large random errors (sparkle codes). When
present, this is typically observed as a large jump in the conversion result for a single
code while sampling a continuously varying waveform.
Workaround(s) Bad codes can be reduced by writing the value 0x7000 to memory locations
0x0000 743F, 0x0000 74BF, 0x0000 753F, and 0x0000 75BF.
This workaround is valid only on the revisions affected.
Advisory ADC: ADC Linearity Performance
Revision(s) Affected 0
Details INL/DNL performance does not meet data sheet specifications. For 16-bit mode, typical
performance is: INL = ±12 LSBs, DNL = [+1.5,-1] LSBs. Missing codes are present every
512 codes, in sets of up to 16 missing codes in a row. For 12-bit mode, typical
performance is: INL = ±4 LSB, DNL = [+1, -1] LSBs. Missing codes are present every
128 codes, in sets of up to 4 missing codes in a row.
Workaround(s) None
To Next Page
Loading...
Need help?
General
