EasyManua.ls Logo

TYAN S8030 - Page 102

TYAN S8030
152 pages
Save Page as PDF
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
http://www.tyan.com
102
3.5.3.2 DRAM Memory Mapping
Chipselect Interleaving
Interleave memory blocks across the DRAM chip selects for node 0.
Disabled / Auto
BankGroupSwap
Bank Group Swap settings.
Enabled / Disabled / Auto

Table of Contents

Related product manuals