EasyManuals Logo

VIA Technologies EPIA-5000 - VIA Motherboard - Mini ITX User Manual

VIA Technologies EPIA-5000 - VIA Motherboard - Mini ITX
108 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #43 background imageLoading...
Page #43 background image
Chapter 3
3-12
DRAM Clock/Drive Control
Press <Enter> to enter the sub-menu and the following screen appears:
DRAM Clock
Set the DRAM Clock. Settings: Host CLK, HCLK-33M and By Auto.
DRAM Timing By SPD
Set DRAM Timing by SPD. Settings: Disabled and Enabled.
SDRAM Cycle Length
Set the SDRAM Cycle Length. Settings: 3 and 2.
Bank Interleave
Set the Bank Interleave mode. Settings: Disabled, 2 Bank and 4
Bank.

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the VIA Technologies EPIA-5000 - VIA Motherboard - Mini ITX and is the answer not in the manual?

VIA Technologies EPIA-5000 - VIA Motherboard - Mini ITX Specifications

General IconGeneral
BrandVIA Technologies
ModelEPIA-5000 - VIA Motherboard - Mini ITX
CategoryMotherboard
LanguageEnglish

Related product manuals