Need help?Do you have a question about the Altera MAX 10 and is the answer not in the manual?
Overview of global clock (GCLK) networks in MAX 10 devices.
Overview of the built-in internal oscillator in MAX 10 devices.
Overview of Phase-Locked Loops (PLLs) for clock management and synthesis.
Architecture, sources, and control of global clock (GCLK) networks.
Introduction to dedicated and dual-purpose clock input pins.
Details on the clock resources available in MAX 10 devices.
Functionality and inputs of the device's clock control blocks.
Methods for disabling GCLK networks to reduce power consumption.
Using clkena signals to gate clocks at the GCLK network level.
Architecture and features of the internal ring oscillator.
Main purpose and block diagram of a Phase-Locked Loop (PLL).
Summary of features supported by MAX 10 PLLs.
Physical placement of PLLs within the MAX 10 device.
Mapping dedicated clock input pins and PLL counters to GCLK networks.
Signals used to observe and control PLL operation and resynchronization.
Different modes for PLL clock feedback: Source Synchronous, Normal, Zero-Delay Buffer.
How PLLs provide external clock outputs and their pin usage.
How specific PLL outputs can drive the ADC clock input.
Using spread-spectrum input clocks with MAX 10 PLLs.
Configurable parameters for PLLs, including duty cycle and bandwidth.
Implementing clock delays through fine and coarse phase shifting methods.
Feature for switching between reference input clocks, including automatic and manual modes.
Guidelines and methods for cascading PLLs and counters.
Real-time reconfiguration of PLLs for frequency, bandwidth, and phase shift adjustments.
Guidelines for designing robust clock networks.
Design considerations specifically for the internal oscillator.
Key guidelines for PLL design: control signals, connectivity, cascading, and switchover.
Description of the ALTCLKCTRL IP core for clock control.
Using the Quartus II IP Catalog and parameter editor for IP customization.
Step-by-step guide to configuring IP core parameters and generating HDL.
Understanding the output files generated by the legacy parameter editor.
Techniques to maximize the PLL's input frequency lock range.
Advanced control over PLL loop filter characteristics for precise tuning.
Steps for implementing real-time reconfiguration of PLL counters.
Configuration of post-scale counters for division and duty cycle control.
Overview of the 144-bit scan chain used for PLL reprogramming.
Reconfiguring PLL bandwidth by adjusting charge pump and loop filter settings.
Methods for bypassing PLL counters to achieve a factor of one.
Procedures for performing dynamic phase shifts on PLL outputs.
Mapping phase counter select bits to specific PLL counters.
Introduction to the ALTPLL_RECONFIG IP core for dynamic PLL changes.
How to view resource usage and performance reports for IP cores.
Description of the internal oscillator IP core.
Table listing the parameters for the ALTCLKCTRL IP core.
Input and output ports for the ALTCLKCTRL IP core.
Setting the operation mode for the ALTPLL IP core via the parameter editor.
Configuring parameter settings for PLL control signals.
Adjusting PLL bandwidth using the parameter editor.
Parameter settings for the clock switchover feature in the ALTPLL IP core.
Parameter settings for the normal dynamic reconfiguration scheme.
Parameter settings for enabling dynamic phase configuration.
Parameter settings for configuring the ALTPLL IP core's output clock signals.
Detailed description of all input and output ports for the ALTPLL IP core.
Listing of IP core parameters applicable to MAX 10 devices.
Detailed description of input and output ports for the ALTPLL_RECONFIG IP core.
Settings for counter_type and counter_param in the ALTPLL_RECONFIG IP core.
Table listing the parameters for the internal oscillator IP core.
Input and output ports for the internal oscillator IP core.
Revision history detailing changes made to the user guide.
To Next Page
General