AMD Xilinx ZCU670 - Page 39

Figure 13: USB3320 ULPI USB 2.0 Transceiver Circuit
X25882-101921
The detailed RFSoC connecons for the feature described in this secon are documented in the
ZCU670 board XDC le, referenced in Appendix B: Xilinx Design Constraints.
GEM3 Ethernet (MIO 64-77)
[Figure 2, callout 16]
The PS-side Gigabit Ethernet MAC (GEM) implements a 10/100/1000 Mb/s Ethernet interface,
shown in the following gure, which connects to a TI DP83867IRPAP Ethernet RGMII PHY
before being routed to an RJ45 Ethernet connector. The RGMII Ethernet PHY is boot strapped to
PHY address 5'b01100 (0x0C) and Auto Negoaon set to Enable. Communicaon with the
device is covered in the TI DP83867 RGMII PHY data sheet on the Texas Instruments website.
Figure 14: Ethernet Block Diagram
TI
DP83867IR
GEM
MIO
RGMII
MDIO
RJ45 and
Magnetics
X23651-012220
Chapter 3: Board Component Descriptions
UG1532 (v1.0) March 30, 2022 www.xilinx.com
ZCU670 Board User Guide 39
Send Feedback