Analog Devices SigmaDSP ADAU1463

UG-1134 EVAL-ADAU1467Z
Rev. A (Draft) | Page 38 of 55
Figure 100. SDP-EI3 Connector—Master Output to a Target Slave Board Schematic
USB 5V
USB 5V
SPORT1_D0
SPORT1_FS
SPORT0_D0
SPORT0_FS
SPORT0_CLK
I/O SUPPLY FOR
TARGET SLAVE BOARD
OPEN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60 61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
J11
HIROSE_FX8-120P-SV1(91)
120 PIN_HEADER
D1
LRCLK_IN0
BCLK_IN0
CLKOUT2
SDATA_OUT1
IOVDD
5V00_UNREG
SDATA_IN0
LRCLK_OUT1
BCLK_OUT1
MP25
MP24
SS_M
MOSI_M
MISO_M
SCLK_M
RESET
EI3 1A MASTER
DAU_MCLK
SPORT1_CLK
GPIO0
GPIO2
GPIO4
SDA0'
SCL0'
GPIO1
GPIO3
GPIO5
RESET_OUT
RESET_IN
R29
OPEN
R30
R38
475R
R40
49R9
R4
0R00
1206
DRAFT