EasyManuals Logo

Clevo P650HS User Manual

Clevo P650HS
148 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #102 background imageLoading...
Page #102 background image
Schematic Diagrams
B - 48 M.2 WiGig/WLAN + BT
B.Schematic Diagrams
M.2 WiGig/WLAN + BT
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
WLAN+BT/WIGIG
PCB Footprint
ᓮᒔ
ᒔᎁ
ᎁᖲ
ᖲዌ
ዌࠌ
ࠌش
شش
ش
Connector
40 mil
40 mil
WLAN
WiGig
Wi-Fi: PCIe v2.1 Gen1
Θ
ΘΘ
Θ
BT: USB 2.0
Θ
ΘΘ
Θ
WiGig IO: PCIe v2.1 Gen2
Θ
ΘΘ
Θ
>120 mil>120 mil
൷ࠩ
EC ,
ႊፖ
EC
ᒔᎁ
M: NCT3522U -- 6-02-03522-9C0
S: G5243A ---- 6-02-05243-9C0
AP2821KTR-G1 6-02-02821-9C0
CAP CLOSE TO M.2 CONN
CAP CLOSE TO M.2 CONN
D01A
3/3 RF
૞ޣቃఎ
USB3.0 re-driver
To Conn.
࠷௣
co-lay, ڂ
ڂڂ
ڂྤ
layout
ၴ
From PCH
CLOSE TO CONNECTOR
100 MIL
2A/90mohm
USB3.0 PORT5
ڂ
ڂڂ
ڂ࠷
࠷௣
co-lay, ٵ
ٵٵ
ٵޡ
ޡޡ
ޡ࠷
࠷௣
௣ሽ
ሽ୲
USB3.0 Max Trace length
Follow Design Guide
(MBؐ
ؐؐ
ؐ)
D02
3/15 USB3.0 connect
ޏش
UBS3.1 connect
شற
(ME change)
D02
3/18
ආ᝜৬ᤜࠌش
20KV ESD
D02
3/22 lay swap 3/22 lay swap
3/22 lay swap
3/28
ଥإ
footprint,
ՠᐗ૞ޣ
D02
D02A
4/29 follow common, change net
D02A
4/29 follow common, change net
ႃխྒྷរ
BOT
4/29 follow common design
close the M2 connect
D02A
D02A
D02A
D02A
5/23 follow
٥شᒵሁΔܔೈ
PJ40
WLAN_CLKREQ#
PETN1
PETP1
PETN0
PETP0
WLAN_CLKREQ#
SCK_P4SDA_P4
TXN5
TXP5
RXP5
RXN5
USB_PP5_J
USB_PN5_J
USB_PP5_CON
USB_PN5_CON
RXN5_J
RXP5_J
TXP5_J
TXN5_J
RXN5
RXP5
TXP5
TXN5
TXN5_J
RXN5_J
TXP5_J
RXP5_J
USB_PN5_J
USB_PP5_J
WLAN_EN
BT_EN
WIGIG_PWR_EN
WIGIG_3.3V
WIGIG_3.3V
3.3VS
WIGIG_3.3V
WIGIG_3.3V
WIGIG_3.3V
VDD3
WIGIG_3.3V
GND
GND
GND
GND
3.3V
3.3V
GNDGND
GNDGND
GNDGND
3.3V
GND
USBVCC3.0_6
USBVCC3.0_6
GND
GND
GND
GND
5V
GND
WIGIG_3.3V
3.3V
CLK_ PC IE_W IGIG40
CLK_ PC IE_W IGIG#40
LAN_WAKEUP# 35,44,47,60
WIGIG_CLKREQ# 40
USB_PP836
USB_PN836
BT_EN 44
WLAN_EN 44
CLK_PCIE_WLAN40
CLK_PCIE_WLAN#40
WLAN_CLKREQ#40
LAN_WAKEUP#35,44,47,60
BUF_PLT_RST# 39,44,48,53,58,60
WIGIG_PWR_EN44
SUS_CLK 38
PCIE_ RX P8_W IGIG36
PCIE_ RX N8_W IG IG36
PCIE_ TX N8_W IG IG36
PCIE_ TX P8_W IGIG36
PCIE_RXP7_WLAN36
PCIE_RXN7_WLAN36
PCIE_TXN7_WLAN36
PCIE_TXP7_WLAN36
VDD35,30,35,38,41,43,44,45,59,60,62,63,64,65,66,67,68,69,70,71,72
3.3VS3,9,10,11,12,13,14,15,16,31,32,35,37,38,39,40,41,43,44,45,48,50,51,54,58,59,60,63,67,73,75
3.3V2,13,31,46,49,54,58,60,61,63,64,66,67,71
USB3_TXN5 39
USB3_TXP5 39
USB3_RXP5 39
USB3_RXN5 39
DD_ON#60,61,63
5V37,50,55,59,60,61,63,66,67,69,71,73,74,75,76USB_PN536
USB_PP536
Title
Size Document Number Rev
Date: Sheet
of
6-71-P65S0-D02C
D02C
[47] M.2 WIGIG/WLAN +BT
A3
47 91Wednesday, September 07, 2016
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
P650RS
Title
Size Document Number Rev
Date: Sheet
of
6-71-P65S0-D02C
D02C
[47] M.2 WIGIG/WLAN +BT
A3
47 91Wednesday, September 07, 2016
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
P650RS
Title
Size Document Number Rev
Date: Sheet
of
6-71-P65S0-D02C
D02C
[47] M.2 WIGIG/WLAN +BT
A3
47 91Wednesday, September 07, 2016
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
P650RS
C1090 *4.7K_04
C880 0.1u_10V_X7R_04
C895
0.1u_16V_Y5V_04
R590 *0_04
U60
uP7549UMA5-20
PCB Footprint = M-SOT23-5
VOUT
1
VIN
5
GND
2
EN#
4
OC#
3
C10970.1u_10V_X7R_04
C878 0.1u_10V_X7R_04
C1099 0.1u_10V_X7R_04
C1088 *0_04
+
C953
EEFCX0J221YR
220u,6.3V,ESR=15mȍ,H=1.9mm
C535
0.1u_16V_Y5V_04
C1109
0.1u_10V_X7R_04
C1123
22u_6.3V_X5R_08
C11020.1u_10V_X7R_04
C1100 0.1u_10V_X7R_04
R785 *10K_04
C1110
1u_6.3V_X5R_04
C1098 *4.7K_04
C524
10u_6.3V_X5R_06
C798
22u_6.3V_X5R_08
R571 10K_04
C797
1u_6.3V_X5R_04
C1106 0.1u_10V_X7R_04
R202 10K_04
C526 22u_6.3V_X5R_08
C1108
0.01u_16V_X7R_04
C1107 *4.7K_04
U50
UP7553
EN
3
VIN
5
VIN/SS
4
VOUT
1
GND
2
A KEY
J_WLAN1
NFSA0-S6701-TP40
PCB Footprint = NXSA0-S67XX-XX40
P/N = 6-21-84K20-075
SUSCLK(32Khz)(I)(0/3.3V)
50
CLKREQ0#(IO)
53
GND13
69
REFCLKP0
47
REFCLKN0
49
PEWake0#(IO)
55
Reserved/PERp1
65
Reserved/PERn1
67
Reserved/PETp1
59
Reserved/PETn1
61
GND12
63
GND7
33
GND14
75
3.3V2
72
DP_ML0p
34
I2C CLK(I)(0/3.3V)
60
DP_ML0n
32
USB_D-
5
USB_D+
3
I2C DATA(IO)(0/3.3V)
58
COEX1(I/O)1.8V
48
PERST0#(I)(0/3.3V)
52
COEX3(I/O)1.8V
44
GND11
57
LED#2(I)(OD)
16
3.3V0
2
VENDOR DEFINED0
38
GND0
1
LED#1(O)(OD)
6
DP_MLDIR GND (In)/3.3V (Out)/NC
17
W_DISABLE#1(I)(0/3.3V)
56
3.3V1
4
GND1
7
GND2
18
VENDOR DEFINED1
40
GND8
39
PETp0
35
PERp0
41
PERn0
43
PETn0
37
GND9
45
GND10
51
ALERT#(O)(0/3.3V)
62
COEX2(I/O)1.8V
46
3.3V3
74
DP_ML3n
19
DP_ML3p
21
GND3
23
DP_AUXn
20
DP_AUXp
22
GND6
36
VENDOR DEFINED2
42
Reserved/W_DISABLE#2(I)(0/3.3V)
54
Reserved1
64
PERST1#(IO)(0/3.3V)
66
CLKREQ1#(IO)(0/3.3V)
68
PEWake1#(IO)(0/3.3V)
70
Reserved/REFCLKP1
71
Reserved/REFCLKN1
73
DP_ML2n
25
DP_ML2p
27
GND5
29
DP_HPD(IO)(0/3.3V)
31
GND6
30
DP_ML1p
28
DP_ML1n
26
GND4
24
R564 10K_04
T76
C1114 *0_04
C795
0.1u_16V_Y5V_04
R712 *10K_04
U69
ASM1464
PCB Footprint = QFN24-4X4MM
VCC
1
EQ_A
2
DE_A
3
SW_A
4
EN_RXD
5
GND
6
SMB_SCK
7
RX1-
8
RX+
9
CHIP_EN#
10
TX2-
11
TX2+
12
VCC
13
Reserverd
14
SW_B
15
DE_B
16
EQ_B
17
GND
18
RX2+
19
RX2-
20
TYPE_IND#
21
TX1+
22
TX1-
23
SMB_DATA
24
GND
25
C1112 *4.7K_04
C10950.1u_10V_X7R_04
R565 *0_04
C1111 *0_04
C1122
22u_6.3V_X5R_08
C11050.1u_10V_X7R_04
D73
DT1140-04LP-7
5
1
2
3
4
10
9
8
7
6
R572 0_04
C947 22u_6.3V_X5R_08
C1094 *4.7K_04
C857 0.1u_10V_X7R_04
L50
*WCM2012F2S-161T03-short
1
4
2
3
C1091 2K_1%_04
T71
C852 0.1u_10V_X7R_04
C1103 0.1u_10V_X7R_04
Standard-A
J_USB3_1
C107KX-909H9-L
PCB Footprint = C107KX-909H9-L
P/N = 6-21-B4A50-009
VBUS
1
D-
2
D+
3
GND_D
7
SSRX-
5
SSRX+
6
GND
4
SSTX-
8
SSTX+
9
SHIELD
GND1
SHIELD
GND2
C1113 *4.7K_04
R642 *0402_short
T72
C1089 *4.7K_04
D74
DT1140-04LP-7
5
1
2
3
4
10
9
8
7
6
Sheet 47 of 91
M.2 WiGig/WLAN +
BT

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Clevo P650HS and is the answer not in the manual?

Clevo P650HS Specifications

General IconGeneral
BrandClevo
ModelP650HS
CategoryLaptop
LanguageEnglish

Related product manuals