EasyManua.ls Logo

Cypress MB95710M Series - Page 44

Cypress MB95710M Series
174 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MB95710M Series
MB95770M Series
Document Number: 002-09307 Rev. *D Page 43 of 172
0x0FA1 PPS10 8/16-bit PPG10 cycle setting buffer register R/W 0b11111111
0x0FA2 PDS11 8/16-bit PPG11 duty setting buffer register R/W 0b11111111
0x0FA3 PDS10 8/16-bit PPG10 duty setting buffer register R/W 0b11111111
0x0FA4 PPGS 8/16-bit PPG start register R/W 0b00000000
0x0FA5 REVC 8/16-bit PPG output inversion register R/W 0b00000000
0x0FA6
TMRH0 16-bit reload timer timer register (upper) ch. 0
R/W 0b00000000
TMRLRH0 16-bit reload timer reload register (upper) ch. 0
0x0FA7
TMRL0 16-bit reload timer timer register (lower) ch. 0
R/W 0b00000000
TMRLRL0 16-bit reload timer reload register (lower) ch. 0
0x0FA8 PSSR0
UART/SIO dedicated baud rate generator prescaler
select register ch. 0
R/W 0b00000000
0x0FA9 BRSR0
UART/SIO dedicated baud rate generator baud rate
setting register ch. 0
R/W 0b00000000
0x0FAA PSSR1
UART/SIO dedicated baud rate generator prescaler
select register ch. 1
R/W 0b00000000
0x0FAB BRSR1
UART/SIO dedicated baud rate generator baud rate
setting register ch. 1
R/W 0b00000000
0x0FAC PSSR2
UART/SIO dedicated baud rate generator prescaler
select register ch. 2
R/W 0b00000000
0x0FAD BRSR2
UART/SIO dedicated baud rate generator baud rate
setting register ch. 2
R/W 0b00000000
0x0FAE (Disabled)
0x0FAF AIDRL A/D input disable register (lower) R/W 0b00000000
0x0FB0 LCDCC1 LCDC control register 1 R/W 0b00000000
0x0FB1 (Disabled)
0x0FB2 LCDCE1 LCDC enable register 1 R/W 0b00111110
0x0FB3 LCDCE2 LCDC enable register 2 R/W 0b00000000
0x0FB4 LCDCE3 LCDC enable register 3 R/W 0b00000000
0x0FB5 LCDCE4 LCDC enable register 4 R/W 0b00000000
0x0FB6 LCDCE5 LCDC enable register 5 R/W 0b00000000
0x0FB7 LCDCE6 LCDC enable register 6 R/W 0b00000000
0x0FB8 LCDCE7 LCDC enable register 7 R/W 0b00000000
0x0FB9 LCDCB1 LCDC blinking setting register 1 R/W 0b00000000
0x0FBA LCDCB2 LCDC blinking setting register 2 R/W 0b00000000
0x0FBB,
0x0FBC
(Disabled)
0x0FBD
to
0x0FE0
LCDRAM LCDC display RAM (36 bytes) R/W 0b00000000
Address
Register
abbreviation
Register name R/W Initial value

Related product manuals