Need help?Do you have a question about the Cypress PSoC 4000 Series and is the answer not in the manual?
General| Architecture | ARM Cortex-M0 |
|---|---|
| Max CPU Frequency | 24 MHz |
| Operating Voltage | 1.71 V to 5.5 V |
| Flash Memory | Up to 32 KB |
| SRAM | Up to 4 KB |
| GPIO Pins | Up to 36 |
| Analog-to-Digital Converter (ADC) | 12-bit, up to 1 MSPS |
| Communication Interfaces | I2C, SPI, UART |
| Operating Temperature Range | -40°C to +85°C |
| Low Power Modes | Sleep, Deep Sleep |
| CapSense | Yes |
| Package Options | QFN, SOIC, SSOP |
| CPU Core | Cortex-M0 |
| Programmable Digital Blocks | 4x UDB (Universal Digital Blocks) |
| Timers | Up to 4 16-bit timers |
Overview of the PSoC 4000 device, its architecture, features, and overall system.
Illustrates the major components of the PSoC 4000 architecture.
Key components and capabilities of the PSoC 4000 family.
Details about the Cortex-M0 CPU core and its subsystem.
Description of the PSoC 4 memory subsystem, including flash, SRAM, and SROM.
Information on programming and debugging interfaces for PSoC 4 devices.
Details on the PSoC 4 Cortex-M0 CPU, its architecture, and features.
Key features of the PSoC 4 Cortex-M0 CPU, including performance and debug support.
Details of the Cortex-M0 CPU registers used for data operations and status.
Explanation of the Cortex-M0 processor's operating modes: Thread and Handler.
Information on the ARM Cortex-M0 interrupt system in PSoC 4.
Handling of interrupts and exceptions, including sequence and priority.
Details on various exception sources like Reset, NMI, HardFault, SVCall, PendSV, SysTick.
Procedures for enabling and disabling interrupts using NVIC registers.
Overall map of memory and register addresses accessible by the CPU.
Key features of the PSoC 4 memory system, including flash, SRAM, and SROM.
Explanation of the PSoC 4 I/O system, its features, architecture, and interrupts.
Features of the PSoC 4 GPIO pins, including drive strength and interrupt capabilities.
Description of the I/O cell structure, comprising input buffer and output driver.
Functionality of the high-speed I/O matrix for routing GPIOs to peripherals.
Overview of the PSoC 4 clocking system, including sources and distribution.
Description of internal clock sources like IMO and ILO, and external clock.
Details on PSoC 4 power supply capabilities and monitoring features.
Different ways the device can be powered, including voltage ranges.
Description of the PSoC 4's operational modes: Boot, User, Privileged, Debug.
Explanation of PSoC 4 power modes: Active, Sleep, and Deep-Sleep.
Deep-sleep mode details, including CPU, SRAM, and logic retention.
Information on the watchdog timer for automatic device reset.
Description of the PSoC 4 reset system and its sources.
Options for protecting user designs from unauthorized access.
Explanation of the PSoC 4 Serial Communication Block configured as an I2C block.
Supported features of the I2C block, including modes and data rates.
Explanation of I2C operating modes: Master, Slave, Multi-master.
Description of the Easy I2C protocol for indexed memory transfers.
Details on the TCPWM block, used for timers, counters, and PWM generation.
Features of the Timer, Counter, and PWM block.
Different operational modes of the TCPWM counter block.
How the timer mode operates for event timing.
How the PWM mode operates for generating PWM signals.
Details of the PSoC 4 CapSense capacitive touch sensing technology.
Features of the PSoC 4 CapSense, including robustness and sensing capabilities.
Explanation of CapSense operation using switched capacitance and sigma delta.
Details of the PSoC 4 CapSense hardware and sensing mechanisms.
Shielding techniques for waterproofing and proximity sensing in CapSense.
Overview of the interface for programming and debugging PSoC 4 devices.
Features of the program and debug interface, including SWD support.
Details of the Serial Wire Debug (SWD) interface protocol.
Sequence for programming the PSoC 4 device using the SWD interface.
Explanation of programming PSoC 4 flash memory, including system calls.
Features of nonvolatile memory programming, including DAP and CPU support.
How flash programming operations are implemented using system calls.
List of system calls and their availability in device protection modes.
Function to load data into the page latch buffer for flash programming.
Erases and then programs a row of flash memory with data.
Erases all user code and protection data in flash memory.
Writes a flash row non-blockingly, allowing CPU code execution from SRAM.
To Next Page
