EasyManuals Logo

ECS KV2 Extreme User Manual

ECS KV2 Extreme
111 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #35 background imageLoading...
Page #35 background image
3-8
Current CPU Frequency
Current DRAM Frequency
Max Memclock (Mhz) [Auto]
1T/2T Memory Timing [Auto]
CAS# latency (Tcl) [Auto]
RAS# to CAS# delay(Trcd) [Auto]
Min RAS# active time (Tras) [Auto]
Row precharge Time (Trp) [Auto]
Item Help

Menu Level
Phoenix-AwardBIOS CMOS Setup Utility
DRAM Clock/Drive Control

F5:Previous Values F6:Performance Defaults F7:Optimized Defaults
: Move Enter: Select +/-/PU/PD:Value F10:Save ESC:Exit F1: General Help
Places an artificial memory
clock limit on the system.
Memory is prevented from
running faster than this
frequency
Current CPU Frequency/Current DRAM Frequency
These two items show the CPU and DRAM frequency.
Max Memclock (Mhz)(Auto)
When DDR Timing Setting by is set to Manual, use this item to set the DRAM
frequency.
1T/2T Memory Timing (Auto)
Press <Esc> to return to the Advanced Chipset Features page.
AGP Driving Control (Auto)
This item is used to signal driving current on AGP cards to auto or manual. Some
AGP cards need stronger than normal driving current in order to operate. We
recommend that you set this item to the default.
AGP Driving Value: When AGP Driving Control is to set Manual, use
this item to set the AGP current driving value.
AGP Fast Write (Disabled)
This item lets you enable or disable the caching of display data for the video
memory of the processor. Enabling this item can greatly improve the display speed.
Disable this item if your graphics display card does not support this feature.
AGP Master 1 WS Write (Disabled)
This implements a single delay when writing to the AGP Bus. By default, two-wait
states are used by the system, providing greater stability.
AGP Master 1 WS Read (Disabled)
This implements a single delay when reading to the AGP Bus. By default, two-wait
states are used by the system, allowing for greater stability
AGP 3.0 Calibration cycle(Enabled)
This item is used to implement dynamic compensation to recalibrate the AGP bus
over time for AGP 3.0 compatible chipset.
DRAM Clock/Timing Control
Scroll to this item and press <Enter> to view the following screen:
(Press Enter)
CAS# latency (Tcl) (Auto)
This item enables you to specify the waiting time for the CPU to issue the next
command after issuing the command to the DDR memory. We recommend that you
leave this item at the default value.
This item determines the operation of SDRAM memory CAS (column address

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ECS KV2 Extreme and is the answer not in the manual?

ECS KV2 Extreme Specifications

General IconGeneral
BrandECS
ModelKV2 Extreme
CategoryMotherboard
LanguageEnglish

Related product manuals