6.2.4.8 Host Terminating Write DMA
HSTROBE
DDMARDY-
DMACK-
DMARQ
STOP
tMLI
tLI
DD(15:00)
Host drives DD
tCHtCS
CRC
tSS
tACK
tACK
tLI
tIORDYZ
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
xxxxxxxxxx
tLI
Figure 41. Ultra DMA cycle timing chart (Host Terminating Write)
20–20–20–20–20–20–
Maximum time before releasing
IORDY
tIORDYZ
–20–20–20–20–20–20Hold time for DMACK–tACK
–5–5–5–5–5–5
CRC word hold time (at device
side)
tCH
–5–5–7–7–10–15
CRC word setup time (at device
side)
tCS
–20–20–20–20–20–20Interlock time with minimumtMLI
75010001000150015001500Limited interlock timetLI
–50–50–50–50–50–50
Time from HSTROBE to edge
assertion of STOP
tSS
MAXMIN MAXMIN MAXMIN MAXMIN MAXMIN MAXMIN
MODE5MODE4MODE3MODE2MODE1MODE0
PARAMETER DESCRIPTION
(all values in ns)
Figure 42. Ultra DMA cycle timings (Host Terminating Write)
Deskstar 180GXP hard disk drive specifications
37