INVT CHV160A Series - Page 86

C.TY TNHH TỰ ĐỘNG HÓA VIỆT TRUNG 02413.281.181-
0989.984.666
Website:www.viet-trung.com.vn Đ/c:194-Nguyễn Trãi-Võ Cường-
TP.Bắc Ninh
Figure 6.9 Reducing short-cycle oscillation diagram.
If oscillation cannot be reduced even by setting the differential time to 0, then either lower
the proportional gain or raise the PID primary delay time constant.
Function
Code
Name Description
SAMPLING
Setting
Range
Factory
Setting
P3.12
CYCLE (T)
0.01~100.00s 0.01~100.00 0.50s
P3.13 BIAS LIMIT 0.0~100.0% 0.0~100.0 0.0%
Sampling cycle T refers to the sampling cycle of feedback value. The PI regulator
calculates once in each sampling cycle. The bigger the sampling cycle, the slower the
response is.
Bias limit defines the maximum bias between the feedback and the preset. PID stops
operation when the bias is within this range. Setting this parameter correctly is helpful to
improve the system output accuracy and stability.
46
DIEN DAN BIEN TAN HTTP://BIENTAN.HNSV.COM