Mitsubishi Electric A173UHCPU - Page 29

2. PERFORMANCE SPECIFICATIONS
2 − 2
Table 2.1 SCPU Performance Specifications (Continued)
Item A273UHCPU A173UHCPU(-S1)
Number of data registers (D) (Note-1) 8192 points (D0 to D8191)
Number of link registers (W) 8192 points (W0 to W1FFF)
Number of annunciators (F) 2048 points (F0 to F2047)
Number of file registers (R) Max. 8192 points (R0 to R8191) (set with parameters)
Number of accumulators (A) 2 points (A0, A1)
Number of index registers (V, Z) 14 points (V, V1 to V6, Z, Z1 to Z6)
Number of pointers (P) 256 points (P0 to P255)
Number of interrupt pointers (I) 32 points (I0 to I31)
Device
Number of special-function relays (M) 256 points (M9000 to M9255)
Number of special-function registers (D) 256 points (D9000 to D9255)
Standard Max. 10 blocks
Number of expansion file register block (Note-2)
Max. 46 blocks
(set by memory capacity)
-S1 Max. 46 blocks
Number of comments
Max. 4032 (64k bytes), 1 point = 16 bytes
(Set in 64-point unit)
Number of expansion comments (Note-3)
Max. 3968 points (63k bytes), 1 point = 16 bytes
(Set in 64-point unit)
Self-diagnostic function
Watchdog error monitoring,
memory/CPU/input/output/battery,
etc error detection
Watchdog error monitoring
(Watchdog timer fixed to 200ms)
Operation mode on error Select stop/continue
Output mode selection when switching from STOP to
RUN
Select re-output operation status before STOP (default) or output after
operation execution.
Clock function (Note-4)
Year, month, day, hour, minute, day of the week (leap year automatic
distinction)
Program/parameter storage in ROM Max. 64 kbytes Not possible
RUN-time start method Initial start
Latch (power failure compensation) range L1000 to L2047 (default) (Latch range can be set for L, B, T, C, D, W)
Remote run/pause contact
Using X0 to X1FFF, one point can be set for each of the RUN and
PAUSE contacts.
I/O assignment Number of occupied I/O points and module type can be registered.
Step run Sequence program operation can be executed and stopped.
Interrupt processing
Using interrupt or fixed-cycle interrupt signal, interrupt program can be
executed.
Data link MELSECNET/10, MELSECNET
(Note-1): Range of positioning dedicated devices differs depending on the OS. For details, see Chapter 3.
(Note-2): No. of extension fide register blocks varies depending on the setting of program capacity, No. of file registers, or No. of comments.
(Note-3): The expansion comments are not stored in the internal memory of the CPU.
(Note-4): The year data by the clock element is only the lower two digits of the year.
When used in sequence control, the data must be compensated for the sequence program in some applications of using the data.