EasyManua.ls Logo

Philips DVP721VR - Mpeg & Memory Block Diagram

Philips DVP721VR
119 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
3-77
3. MPEG & MEMORY Block Diagram
IC606
EEPROM
IC601 (MPEG + DSP + RF)
MT1389
IC602
FLASH MEMORY
(16 M )
IC607
(74HCT244)
Voltage level shift
VIDEO
Interface
AUDIO
Interfac
e
V
CR MICOM
IC603
SDRAM
64M
DCLK,WE,CAS,RAS
CS,DCKE,MA[0:10]
DQM0,DQM1
DQ[0:15]
X601
27MHz
SCL,SDA
Y2(Y),Y3(Color)
Y4(Y),Y5(Cb),Y6(Cr)
ASPECT(16:9)
ACLK,ALRCK,ABCK
MUTE,VSCK,VSDA
ASDTA[0:3]
ASTB,SCL,SDA
ASPDIF
PWR,PCE,PRD
A[0:20]
AD[0:7]
VFD_SCK
VFD_TXD
M_RE
Q
SCKO,TXDO,M-REQ

Table of Contents