EasyManua.ls Logo

Quectel Smart EVB G5 - UART Interfaces

Quectel Smart EVB G5
67 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Smart Module Series
Smart_EVB_G5_User_Guide 49 / 66
The reference circuit and pin assignment of J1002 are the same as J1001’s.
UART Interfaces
Smart EVB G5 provides two UART interfaces: main UART and debug UART. The main UART interface
can be used for data transmission and AT command communication. The debug UART interface is used
for debugging.
Table 20: Description of UART Interfaces
The following figure shows the block diagram of the UARTs on Smart EVB G5.
C2
USIM_RST
U(SIM) card reset
C3
USIM_CLK
U(SIM) card clock
C5
GND
Ground
C6
VPP
NC
C7
USIM_DATA
(U)SIM card data
CD1
USIM_GND
GND
CD2
USIM_DET
U(SIM) card insertion detection
RefDes.
Description
J1301
Main UART for data communication
J1302
Debug UART for debugging
NOTE

Related product manuals