EasyManuals Logo

Sony MDX-F5800 Service Manual

Sony MDX-F5800
57 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #18 background imageLoading...
Page #18 background image
MDX-F5800
1818
F
C B
D
A
E
I J
J
I
B
A
C
D
E
F
DETECTOR
J
I
A
B
C
D
E
F
LDPD
LASER DIODE
ILCC
MON
OPTICAL PICK-UP BLOCK
(KMS-242E)
AUTOMATIC
POWER CONTROL
Q1
APC
PD
APCREF
AT
AMP
B.P.F.
WBL
ADFM
ADIN
ADFG
ABCD
AMP
ABCD
FE
TE
SE
F0CNT
WBL
3T
EQ
COMMAND
SWDT
SCLK
XLAT
DTRF
CKRF
XLRF
RFO
RF AGC
& EQ
AGCI
EQ
RF
RF AMP,
FOCUS/TRACKING ERROR AMP
IC1
TEMP
MORFO
MORFI
3T
WBL
AUX AUX
PEAK
BOTM
ABCD
FE
TE
SE
PEAK
BOTM
FOCUS/TRACKING COIL DRIVE,
SPINDLE/SLED MOTOR DRIVE
IC2
OUT4F
OUT4R
M901
(SPINDLE)
OUT2F
OUT2R
M902
(SLED)
OUT1F
OUT1R
OUT3F
OUT3R
FCS+
FCS–
TRK+
TRK–
2-AXIS
DEVICE
(TRACKING)
(FOCUS)
IN4R
IN4F
IN2F
IN2R
IN1F
IN1R
IN3F
IN3R
SPFD
SPRD
APCREF
FOK/FCS
FE
TE
SE
PEAK
BOTM
AUX
ABCD
FE
TE
SE
PEAK
BOTM
AUX
ABCD
SFDR
SRDR
FRDR
FFDR
TFDR
TRDR
PSB
PWM GENERATOR
FROM CPU
INTERFACE
MD DSP
IC4 (2/2)
XLRF
CKRF
DTRF
XLRF
CKRF
DTRF
MD DSP
IC4 (1/2)
SWDT
SCLK
XLAT
SWDT
SCLK
MNT2
MD-RST
SQ_SY
CC-XINT
SENS
SRDT
EJECT
LOAD
RIN
FIN
OUT1
OUT2
LOADING
MOTOR DRIVE
IC6
M903
(LOADING)
MD MECHANISM CONTROLLER
IC7 (1/2)
MECH_ATT
SIGNAL PATH
: MD PLAY
11
9
8
4
1
2
48 47
46 40
33
38
37
36
32
35
34
26
28
181716
20
12
3029
5
6
7
10
LD/PD
AMP
I-V
AMP
I-V
AMP
FOCUS
ERROR AMP
TRACKING
ERROR AMP
RF AMP
B.P.F.
PEAK &
BOTTOM
6
8
112
111
120
64
REF_
LEVEL
41
65
77
76
72
71
74 83 92 91 80 81 84 82
73
27
25
21
23
12
10
14
15
19
18
29
30
3
4
16
MM
M
DIGITAL SERVO
SIGNAL
PROCESS
ANALOG MUX
A/D CONVERTER
SERIAL/PARALLEL
CONVERTER,
DECODER
AUTO
SEQUENCER
V-I
CONVERTER
PEAK HOLD
Q2
52 46 1695 18
X1
8194
X0
8019 9817
B
A
84
FOK
100 85
5 4
1 7
6
M
MD-LAT
ATT
7
538887
SERVO
3.3V
X2
18.43MHz
CHUCKING
DETECT
(LIMIT)
LIMIT_IN
LOAD_END
DISC-IN
LOADING
DETECT
VREF
REFERENCE VOLTAGE
REGULATOR
Q3
LO_6V
PLL
FILTER
105
104
107
106
FILI
PCO
CLTV
FILO
98
99
102
ASYO
ASYI
RFI
67
ADFG
SPINDLE
SERVO
F0CNT
114 113
SPFD
SPRD
SPFD
SPRD
SUBCODE
PROCESSOR
D/A
CONVERTER
LPF
ADIP
DECODER
AOUTL L-CH
AOUTR
R-CH
OSC
OSCI
OSCO
CPU
INTERFACE
MONITOR
CONTROL
4Mbit
D-RAM
16
SQSY
35
XINT
15 14 9 10 11
XRST
SENS
13
SRDT
SENS
SRDT
SWDT
SCLK
XLAT
SENS
SRDT
SWDT
SCLK
XLAT
MNT0
MNT1
MNT2
MNT3
41 – 51, 55
D0 – D3A00 – A11
60 – 63
53
57
56
54
XOE
XWE
XRAS
XCAS
XWE
XRAS
XCAS
70
20
21
COMPA-
RATOR
EFM/ACIRC DECODER
SHOCK RESISTANT
MEMORY CONTROLLER
ATRAC
ENCODER/DECODER
28
25
DADT
36
FS256
39
XBCK
38
LRCK
37
5 6 7 8
X1
22.57MHz
ON : When a disc loading start
and a disc eject completion
ON : When completion
of a disc loading
R-ch is omitted due to same as L-ch.
5-1. BLOCK DIAGRAM SERVO Section
(Page 19)
(Page 19)
SECTION 5
DIAGRAMS

Other manuals for Sony MDX-F5800

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Sony MDX-F5800 and is the answer not in the manual?

Sony MDX-F5800 Specifications

General IconGeneral
BrandSony
ModelMDX-F5800
CategoryCar Receiver
LanguageEnglish

Related product manuals