EasyManua.ls Logo

Texas Instruments Jacinto 7 DRA829 - Page 26

Texas Instruments Jacinto 7 DRA829
55 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Table 5-8. Interrupt NVM Settings (continued)
Register Name Field Name
TPS65941213-Q1 TPS65941111-Q1
Value Description Value Description
MASK_GPIO1_8_RISE GPIO1_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO2_RISE_MASK 0x1 Interrupt not generated. 0x0 Interrupt generated
GPIO3_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO4_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO5_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO6_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO7_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO8_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
MASK_GPIO9_11 /
MASK_GPIO9_10
GPIO9_FALL_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO9_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO10_FALL_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO11_FALL_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO10_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO11_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
MASK_STARTUP NPWRON_START_MA
SK
0x1 Interrupt not generated. 0x1 Interrupt not generated.
ENABLE_MASK 0x0 Interrupt generated 0x0 Interrupt generated
FSD_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
SOFT_REBOOT_MAS
K
0x0 Interrupt generated 0x0 Interrupt generated
MASK_MISC TWARN_MASK 0x0 Interrupt generated 0x0 Interrupt generated
BIST_PASS_MASK 0x0 Interrupt generated 0x0 Interrupt generated
EXT_CLK_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
MASK_MODERATE_E
RR
BIST_FAIL_MASK 0x0 Interrupt generated 0x0 Interrupt generated
REG_CRC_ERR_MAS
K
0x0 Interrupt generated 0x0 Interrupt generated
SPMI_ERR_MASK 0x0 Interrupt generated 0x0 Interrupt generated
NPWRON_LONG_MAS
K
0x1 Interrupt not generated. 0x1 Interrupt not generated.
NINT_READBACK_MA
SK
0x0 Interrupt generated 0x0 Interrupt generated
NRSTOUT_READBAC
K_ MASK
0x0 Interrupt generated 0x1 Interrupt not generated.
MASK_FSM_ERR IMM_SHUTDOWN_MA
SK
0x0 Interrupt generated 0x0 Interrupt generated
MCU_PWR_ERR_MAS
K
0x0 Interrupt generated 0x0 Interrupt generated
SOC_PWR_ERR_MAS
K
0x0 Interrupt generated 0x0 Interrupt generated
ORD_SHUTDOWN_MA
SK
0x0 Interrupt generated 0x0 Interrupt generated
Static NVM Settings www.ti.com
26 Optimized Dual TPS6594-Q1 PMIC User Guide for Jacinto
7 DRA829 or
TDA4VM Automotive PDN-0C
SLVUC99 – JANUARY 2022
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated

Related product manuals