EasyManuals Logo

Xilinx Alveo U250 Getting Started Guide

Xilinx Alveo U250
51 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #37 background imageLoading...
Page #37 background image
For each card in the server, you will see an output similar to the example below.
Card [0]
Card BDF: 0000:02:00.0
Card type: u200
Flash type: SPI
DSA running on FPGA:
xilinx_u200_xdma_201830_1,[TS=0x000000005bece8e1],[BMC=3.1]
DSA package installed in system:
xilinx_u200_xdma_201830_1,[TS=0x000000005bece8e1],[BMC=3.1]
In this example, the card ID is 0.
The name of the DSA and associated mestamp along with the BMC running on the FPGA
are found under DSA package installed in FPGA while the ones installed in the
system are found under DSA package installed in system.
In the above output example, the DSA on the FPGA and system are idencal; the deployment
shell name is named xilinx_u200_xdma_201830_1, the mestamp is
0x000000005bece8e1 and the BMC version is 3.1. Note in these outputs, DSA is referring
to the deployment shell, TS is the mestamp and BMC is referring to the Satellite Controller.
2. Verify that:
The deployment shell version installed on the FPGA is idencal to that installed on the
system. You can do this by making sure the lines under DSA running on FPGA and DSA
package installed in system are idencal.
The BMC version under DSA running on FPGA is greater than or equal to 1.8.
If either of these are incorrect, see the Chapter 7: Troubleshoong secon.
xbutil validate
The xbutil validate command generates a high-level, easy to read summary of the installed
card. It validates the correct installaon by performing the following set of tests:
1. Validates the device found.
2. Checks PCIe link status.
3. Runs a verify kernel on the card.
4. Performs the following data bandwidth tests:
a. DMA test - Data transfer between host and FPGA DDR via PCIe. For U280-ES, data
transfer is between host and FPGA HBM.
b. DDR test - Data transfer between kernels and FPGA DDR. For U280-ES, two channels of
FPGA DDR and two channels of FPGA HBM are exercised.
Chapter 5: Card Bring-Up and Validation
UG1301 (v1.3) February 12, 2019 www.xilinx.com
Getting Started with Alveo Accelerator Cards 37
Send Feedback

Other manuals for Xilinx Alveo U250

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx Alveo U250 and is the answer not in the manual?

Xilinx Alveo U250 Specifications

General IconGeneral
BrandXilinx
ModelAlveo U250
CategoryComputer Hardware
LanguageEnglish

Related product manuals