EasyManua.ls Logo

Xilinx Virtex-7 FPGA VC7203 Characterization Kit IBERT - Page 20

Xilinx Virtex-7 FPGA VC7203 Characterization Kit IBERT
44 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
20 www.xilinx.com VC7203 IBERT Getting Started Guide
UG847 (v4.0) November 6, 2013
Chapter 1: VC7203 IBERT Getting Started Guide
Drag these signals from the Debug Probes window to the VIO Probes window
(Figure 1-16).
Note:
The ROM address values for the Si5368 and Si570 devices (that is, si5368_addr[6:0]
and si570_addr[6:0]) are preset to 60 to produce an output frequency of 156.250 MHz. Entering
a different ROM address changes the reference clock(s) frequency. The complete list of
pre-programmed SuperClock-2 frequencies and their associated ROM addresses is provided in
Table 1-2, page 24.
X-Ref Target - Figure 1-16
Figure 1-16: SuperClock-2 Module VIO Core
8*BFBB
Send Feedback

Related product manuals