Chapter 4 Remote Interface Reference
The SCPI Status Registers
90
The SCPI Status Registers
All SCP I instrum ents im pl ement s tatus registers in the same way. The status
system records various instr ument condi tions in three regis ter groups: the
Status Byte register, the Standard Event register, and the Questionable Status
register groups. The status byte register records high- level sum m ary
information reported in the other register groups. The diagram on the
subsequent pages illustrate s the SCPI status sy stem used by the power supply.
What is an Event Register?
An
ev ent reg ist e r
is a read-only regist er that reports defined c onditions within
the power supply. Bits in an eve nt register are
latched
. Once an event bit is set,
subsequent state changes are ignored. Bits in an event register are
automatically cleared by a query of that register (such as
*ESR?
or
STAT:QUES:EVEN?
) or by sending the
*CLS
(clear status) command. A reset
(
*RST
) or device clear will not clear bits in event registers. Que rying an event
register returns a decimal value which corresponds to the binary-weighted sum
of all bits set in the register.
What is an Enable Register?
An
enable register
defines which bits in the corresponding event register are
logically ORed together to form a single summary bit. Enable registers are both
readable and writable. Querying an enable register will not clear it. The
*CLS
(clear status) command does not clear enable registers but it does clear the
bits in the ev ent registers. To enable bits in an e nable register, you must write
a decimal value which corresponds to the binary-weighted sum of the bits you
wish to enable in the register.
To Next Page
Loading...
Need help?
General
