Rev 4 June 17, 2007
Page 1
Signal Analysis Division
S
t
a
n
d
a
r
d
E
v
e
n
t
S
t
a
t
u
s
R
e
g
i
s
t
e
r
STATus:QUEStionable:POWer
STATus:QUEStionable:TEMPerature
STATus:OPERation
+
Status Byte Register
S
e
r
v
i
c
e
R
e
q
u
e
s
t
E
n
a
b
l
e
R
e
g
i
s
t
e
r
&
Oper. Complete
Req. Bus Control
Query Error
Dev. Dep. Error
Execution Error
Command Error
User Request
Power On
MXA Status Byte Register System
Event Enable Reg
Event Register
Condition Register
(- )Trans Filter
(+)Trans Filter
0
7
6
5
4
3
2
1
Unused
Req. Serv. Sum (RQS)
Std. Event Status Sum
Message Available (MAV)
Questionable Status Summary
Error/Event Queue Summary
Unused
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
&
&
&
&
&
&
&
7 0123456
+
Event Enable Reg
Event Register
Condition Register
(- )Trans Filter
(+)Trans Filter
+
Event Enable Reg
Event Register
Condition Register
(- )Trans Filter
(+)Trans Filter
+
Event Enable Reg
Event Register
Condition Register
(- )Trans Filter
(+)Trans Filter
+
Event Enable Reg
Event Register
Condition Register
(- )Trans Filter
(+)Trans Filter
+
Event Enable Reg
Event Register
Condition Register
(- )Trans Filter
(+)Trans Filter
+
Reserved
Reserved
Reserved
Reserved
Reserved
50 MHz Input Pwr too High for Cal
Reserved
Unused
Reserved
Preselector Overload
Unused
Unused
Unused
Unused
Unused
Always Zero (0)
STATus:QUEStionable
Unused
Unused
Unused
Unused
Reserved
Unused
Unused
Unused
Unused
Unused
Unused
Unused
Unused
Unused
Unused
Always Zero (0)
Always Zero (0)
Reserved
SWEeping
Reserved
Waiting for TRIGger
CALibrating
Reserved
Reserved
Reserved
PAUSed
Reserved
Reserved
DC Coupled
Reserved
Reserved
Reserved
Operation Status Sum
Reserved
Reserved
FREQuency Sum
(TEMPerature Sum)
POWer Summary
Reserved
Reserved
Reserved
CALibration Summary
Reserved
Reserved
Reserved
Reserved
Reserved
INTegrity Sum
Always Zero (0)
STATus:QUEStionable:FREQuency
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Reserved
Freq Ref Unlocked
2
nd
LO Unlocked
Reserved
Reserved
Reserved
IF Synth Unlocked
Cal Osc Unlocked
Even Sec Clock Synth Unlocked
Reserved
Ext Ref missing or out of range
Unused
Unused
Unused
Unused
Always Zero (0)
STATus:QUEStionable:CALibration
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Event Enable Reg
Event Register
Condition Register
(- )Trans Filter
(+)Trans Filter
+
IF Align Failure
RF Align Failure
Reserved
Reserved
Reserved
LO Align Failure
ADC Align Failure
R
e
s
e
r
v
e
d
Reserved
Align RF Now Needed
Reserved
EXTended Align Needed Sum
Always Zero (0)
E
X
T
e
n
d
e
d
A
l
i
g
n
F
a
i
l
u
r
e
S
u
m
+
Align Skipped Sum
+
+
+
Align All Now Needed