EasyManua.ls Logo

Anritsu MG3641A - Page 16

Anritsu MG3641A
36 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
8
#3 Press the Conf [F4] key to open the Configuration menu and to set the first delivery address and the data bit
length of the free pattern and the idle pattern.
Move the cursor by using [F2], [F3], and [F4] keys to select (inversely display) the first delivery
address and the data bit length of the free pattern and the idle pattern to be used. Set their values by using the numeric
keypad, the step key in the Edit zone, or the rotary knob. In the case of setting with numeric keypad, the input
numeric values are fixed by pressing one of the unit keys.
The first delivery address and the data bit length of the free pattern Defined: 1 to 4 cannot be set during the data
pattern delivery. Besides, the first delivery address and the data bit length of the idle pattern cannot be set when the
Pattern Generator output is set to ON.
And, the free pattern Defined: 1 to 4 can display each name which are consist of maximum eight letters. The name
is written by the GPIB interface.
Rtn
Configuration
1: TEST-1
2: TEST-2
3: TEST-3
4: ∗∗∗∗∗∗∗∗
Idle
12000
1120
100
65536
12000
00000
00000
00100
00000
00000
[Length][Top][Block]
#3 #4
#4 Press the Rtn [F5] key to return to the Pattern Generator menu.
#5 Press the [F3] key to start the data pattern delivery.
It becomes the delivery stop key displayed as during the data pattern delivery.
When the data pattern is not delivered ( is displayed), the idle pattern is continuously delivered.
(There is a case that nothing is displayed at the [F3] key just after its operation. This is a state when the key operation
is temporarily invalid because of the delivery timing of the idle pattern or the data pattern. Wait for the or the
to be displayed and then perform the next key operation.)
Sel Conf Rtn
Pattern Generator
[Output]
[Pattern]
[Send Mode]
[Rate]
[Output Type]
ON
Defined: 1
Single
6400 bps
1 bit
#5
Section 3 Operation Overview