APPOTECH CW6632B - Page 121

16 Integrated Interchip Sound (IIS) 115
CW6632B Bluetooth 3.0 Audio Player SOC Version 1.0.0
Copyright ©2015, www.appotech.com. All Rights Reserved.
1 = enable
Register 16–5 IIS_BAUD:
Position
7
6
5
4
3
2
1
0
Name
IISBAUD[7:0]
Default
0
0
0
0
0
0
0
0
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
BAUDRATE: Master mode Bclk generate baudrate
BCLK = iis_clk/(BAUDRATE+1) or iis_clk/(BAUDRATE+2)
BAUDRATE should bigger than 2 and small than 0xff
Register 16–6 IIS_BCLK_CFG:
Position
7
6
5
4
3
2
1
0
Name
-
IIS_BCLK_CFG
Default
-
-
0
0
0
0
0
0
Access
-
-
R/W
R/W
R/W
R/W
R/W
R/W
IIS_BCLK_CFG:For Master,adjust part Bclk period .
when transmit or receive bit count less than this value,BCLK period cal by iis_clk/(BAUDRATE+1)
when bigger or equal this value,BCLK become to iis_clk/(BAUDRATE+2)
e.g :
(Fiis/Fsample)/(( IIS_ALLBIT +1)*2) = quotient + remainder
baudrate =quotient – 1,
IIS_BCLK_CFG = IIS_ALLBIT – remainder/2 ;
NOTE: When DAC mode, if we set Fiis=24M, and the value of (Fiis/Fsample) we use is 544;
if we set Fiis=48MM, and the value of (Fiis/Fsample) we use is 1088;
Register 16–7 IIS_ALLBIT:
Position
7
6
5
4
3
2
1
0
Name
-
IIS_ALLBIT
Default
-
-
0
0
0
0
0
0
Access
-
-
R/W
R/W
R/W
R/W
R/W
R/W
IIS_ALLBIT：the bclk counts inside WS L or H
user must configure this count,which is all bclks receive. During WS High or Low
Register 16–8 IIS_VALBIT:
Position
7
6
5
4
3
2
1
0
Name
-
IIS_VALBIT
Default
-
-
0
0
0
0
0
0
Access
-
-
R/W
R/W
R/W
R/W
R/W
R/W