EasyManua.ls Logo

Clevo NV40MZ - Page 54

Clevo NV40MZ
106 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Schematic Diagrams
B - 10 Processor 8/12
B.Schematic Diagrams
Processor 8/12
Sheet 9 of 61
Processor 8/12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CNVi
WLAN_CLKREQ# PU 10K_04 IN PCH SIDE
Processor Pullups/Pull downs
32.768KHz
6-22-32R76-0BM
38.4Mhz
Use a shielded crystal GND and
isolation external GND
ijıŮ ŪŭŴ
BOTTOM
ijıŮ ŪŭŴ
RTC CLEAR
ijıŮ ŪŭŴ
0 = 38.4 MHz (default)
1 = 24 MHz
M.2 CNVI MODES
LOW-> INTEGRATED CNVI ENABLE
HIGH-> INTEGRATED CNVI DISABLE
NO INTERNAL PU/PD
SAMPLING - RSMRSTB
PCIE GEN4 only use
CNVI_WT_RCOMP
CNVI_RGI_DT
CNVI_BRI_DT
LAN_CLKREQ#
LAN_CLKREQ#
CARD_CLKREQ#
SSD1_CLKREQ#
WLAN_CLKREQ#
CARD_CLKREQ#
SUSCLK_R
XTAL38.4_OUT
XTAL38.4_IN
XCLK_BIASREF
RTC_X1
RTC_X2
SRTCRST#
RTCRST#
RTC_X1
RTC_X2
XTAL38.4_IN
XTAL38.4_OUT
RTCRST#
RTC_VBAT_1
SRTCRST#
PEG_CLKREQ#
PEG_CLKREQ#
WLAN_CLKREQ#
SSD1_CLKREQ#
CSI_RCOMP
CNVI_BRI_DTCNVI_RGI_DT
PM_CLKRUN#
3.3VS
VDD3
VCC_RTC
1.8VA
3.3VS
1.8VA
CNVI_GNSS_PA_BLANKING 35
CNVI_WR_D1N 35
CNVI_WR_D1P 35
CNVI_WR_D0N 35
CNVI_WR_D0P 35
CNVI_WT_D0P 35
CNVI_WT_D0N 35
CNVI_WT_D1P 35
CNVI_WT_D1N 35
CNVI_WT_CLKN 35
CNVI_WT_CLKP 35
CNVI_WR_CLKN 35
CNVI_WR_CLKP 35
CNVI_RGI_RSP 35
CNVI_BRI_RSP 35
CNVI_BRI_DT 35
CNVI_RGI_DT 35
CLK_PCIE_CARD36
CARD_CLKREQ# 36
CLK_PCIE_CARD#36
LAN_CLKREQ# 34
CLK_PCIE_GLAN34
CLK_PCIE_GLAN#34
SUS_CLK 35
SM_INTRUDER_N10
CLK_PCIE_WLAN#35
CLK_PCIE_WLAN35
VGA_PEXCLK#14
VGA_PEXCLK14
PEG_CLKREQ# 14
WLAN_CLKREQ# 35
CLK_PCIE_SSD130
CLK_PCIE_SSD1#30
SSD1_CLKREQ# 30
PM_CLKRUN#33
Title
Size Document Number R e v
Date: Sheet
of
6-71-NV400-D02A
D02A
[09] TGL U -J,K / CNVI,CLK,CSI
A3
961Thursday, August 06, 2020
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
SCHEMATIC1
Title
Size Document Number R e v
Date: Sheet
of
6-71-NV400-D02A
D02A
[09] TGL U -J,K / CNVI,CLK,CSI
A3
961Thursday, August 06, 2020
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
SCHEMATIC1
Title
Size Document Number R e v
Date: Sheet
of
6-71-NV400-D02A
D02A
[09] TGL U -J,K / CNVI,CLK,CSI
A3
961Thursday, August 06, 2020
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
SCHEMATIC1
R618 10K_04
R834
*1M_04
C666 15p_50V_NPO_04
R658
10M_06
R202 20K_1%_04
C609 15p_50V_NPO_04
C
A
A
D36
BAT54CS3
1
2
3
C281
1u_6.3V_X5R_04
R424
*4.7K_04
R611 10K_04
R130 8.2K_04
R51
*4.7K_04
R194 20K_1%_04
C670 15p_50V_NPO_04
R59
*4.7K_04
X2
XTAL19001-X-022-3
1 2
34
C320
1u_6.3V_X5R_04
R165 150_1%_04
X4
XTL721-S999-328
12
R415
1K_04
R139 10K_04
C786 0.1u_6.3V_X5R_02
R67
60.4_1%_04
R561
200K_1%_04
U18J
TGL_U_IP_EXT
DW44
CNVI_WR_CLKN
DV44
CNVI_WR_CLKP
DT43
CNVI_WR_D0N
DV43
CNVI_WR_D1N
DR49
CNVI_WT_D0N
DM47
CNVI_WT_D1N
N20
CSI_C_DN_0
L20
CSI_C_DP_0
N18
CSI_C_DN_1
L18
CSI_C_DP_1
B15
CSI_C_DN_3
A15
CSI_C_DP_3
E15
CSI_C_DN_2
D15
CSI_C_DP_2
E18
CSI_E_DN_0/CSI_F_DN_3
DR30
GPP_D4/IMGCLKOUT_0/BK4/SBK4
DM25
GPP_H22/IMGCLKOUT3
A20
CSI_F_CLK_P
DN25
GPP_H21/IMGCLKOUT2
DK25
GPP_H23/IMGCLKOUT4
C16
CSI_E_CLK_P
N16
CSI_B_CLK
D16
CSI_E_CLK
D20
CSI_F_DN_0
E22
CSI_F_DP_0
B22
CSI_F_DN_1
D22
CSI_F_DP_1
L16
CSI_B_CLK_P
H20
CSI_C_CLK
DV15
GPP_F6/CNV_PA_BLANKING
DN51
CNVI_WT_RCOMP
DN49
CNVI_WT_D0P
DK47
CNVI_WT_D1P
N14
CSI_B_DN_3
L14
CSI_B_DP_3
H14
CSI_B_DN_2
G14
CSI_B_DP_2
H18
CSI_B_DN_0
G18
CSI_B_DP_0
G16
CSI_B_DN_1
H16
CSI_B_DP_1
B18
CSI_E_DP_1/CSI_F_DP_2
K14
CSI_RCOMP
A18
CSI_E_DN_1/CSI_F_DN_2
DF17
GPP_F0/CNV_BRI_DT/UART0_RTS#
DJ13
GPP_F3/CNV_RGI_RSP/UART0_CTS#
DK10
GPP_F4/CNV_RF_RESET#
DF15
GPP_F1/CNV_BRI_RSP/UART0_RXD
DG13
GPP_F2/CNV_RGI_DT/UART0_TXD
DR44
CNVI_WR_D0P
DU43
CNVI_WR_D1P
DN47
CNVI_WT_CLKN
DN45
CNVI_WT_CLKP
B20
CSI_F_CLK
DJ10
GPP_F5/MODEM_CLKREQ/CRF_XTAL_CLKREQ
G20
CSI_C_CLK_P
D18
CSI_E_DP_0/CSI_F_DP_3
DJ25
GPP_H20/IMGCLKOUT1
U18K
TGL_U_IP_EXT
DM1
XTAL_OUT
DL1
XTAL_IN
DT47
RTCX2
DR47
RTCX1
DT30
GPP_D7/SRCCLKREQ2#
DT24
GPP_D8/SRCCLKREQ3#
DW30
GPP_D5/SRCCLKREQ0#
DN37
RTCRST#
DV30
GPP_D6/SRCCLKREQ1#
CN7
CLKOUT_PCIE_P0
BY4
CLKOUT_PCIE_P1
CB4
CLKOUT_PCIE_P2
CL7
CLKOUT_PCIE_P3
BW4
CLKOUT_PCIE_P4
CB2
CLKOUT_PCIE_P5
BW1
CLKOUT_PCIE_P6
DK37
SRTCRST#
DU14
GPP_F19/SRCCLKREQ6#
DW41
GPD8/SUSCLK
DJ5
XCLK_BIASREF
DF23
GPP_H11/SRCCLKREQ5#
CN8
CLKOUT_PCIE_N0
BY3
CLKOUT_PCIE_N1
CB5
CLKOUT_PCIE_N2
CL8
CLKOUT_PCIE_N3
BW5
CLKOUT_PCIE_N4
CB1
CLKOUT_PCIE_N5
BW2
CLKOUT_PCIE_N6
DG25
GPP_H10/SRCCLKREQ4#
R198 1M_04
R597 10K_04
C900
0.1u_6.3V_X5R_02
JOPEN1
*OPEN_10mil-1MM
12
R619 10K_04
R90 150_1%_04
R654 33_04
J_RTC1
50271-0020N-001
PCB Footprint = 85204-02R
P/N = 6-20-43130-102
2
1
C608 15p_50V_NPO_04

Table of Contents

Related product manuals