EasyManua.ls Logo

COBHAM GRMON3 - Commands; Memory Scrubber

COBHAM GRMON3
239 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
GRMON3-UM
June 2019, Version 3.1.0
74 www.cobham.com/gaisler
-ramws <n>
Set n number of wait-states for rom reads and writes. (MCTRL, FTMCTRL)
SDRAM switches:
-cas <cycles>
Programs SDRAM to either 2 or 3 cycles CAS latency and RAS/CAS delay. Default is 2. (MCTRL, FTM-
CTRL, SDCTRL, FTSDCTRL)
-ddr2cal
Run delay calibration routine on start-up before probing memory (see ddr2delay scan com-
mand).(DDR2SPA) (DDR2SPA)
-nosdram
Disable SDRAM. (MCTRL, FTMCTRL)
-ref <us>
Set the refresh reload value. (MCTRL, FTMCTRL, SDCTRL, FTSDCTRL)
-regmem
Enable registered memory. (DDR2SPA)
-trcd <cycles>
Programs SDRAM to either 2 or 3 cycles RAS/CAS delay. Default is 2. (DDRSPA, DDR2SPA)
-trfc <ns>
Programs the SDRAM trfc to the specified timing. (MCTRL, FTMCTRL, DDRSPA, DDR2SPA)
-trp3
Programs the SDRAM trp timing to 3. Default is 2. (MCTRL, FTMCTRL, DDRSPA, DDR2SPA)
-twr
Programs the SDRAM twr to the specified timing. (DDR2SPA)
-sddel <value>
Set the SDCLK value. (MCTRL, FTMCTRL)
-sd2tdis
Disable SDRAM 2T signaling. By default 2T is enabled on GR740 during GRMON initialization. (GR740
SDCTRL)
6.14.2. Commands
The driver for the Debug support unit provides the commands listed in Table 6.4.
Table 6.4. MEMCTRL commands
ddr2cfg1 Show or set the reset value of the memory register
ddr2cfg2 Show or set the reset value of the memory register
ddr2cfg3 Show or set the reset value of the memory register
ddr2cfg4 Show or set the reset value of the memory register
ddr2cfg5 Show or set the reset value of the memory register
ddr2delay Change read data input delay.
ddr2skew Change read skew.
mcfg1 Show or set reset value of the memory controller register 1
mcfg2 Show or set reset value of the memory controller register 2
mcfg3 Show or set reset value of the memory controller register 3
sdcfg1 Show or set reset value of SDRAM controller register 1
sddel Show or set the SDCLK delay
spim Commands for the SPI memory controller
6.15. Memory scrubber
The MEMSCRUB core is accessed using the command scrub, see command description in Appendix B, Command
syntax for more information. It provides commands for reading the core’s status, and performing some basic
operations such as clearing memory.

Table of Contents