Eaton EMR-4000 - Page 201

EMR-4000 IM02602009E
Name Description
Logic.LE12.Timer Out Signal: Timer Output
Logic.LE12.Out Signal: Latched Output (Q)
Logic.LE12.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE13.Gate Out Signal: Output of the logic gate
Logic.LE13.Timer Out Signal: Timer Output
Logic.LE13.Out Signal: Latched Output (Q)
Logic.LE13.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE14.Gate Out Signal: Output of the logic gate
Logic.LE14.Timer Out Signal: Timer Output
Logic.LE14.Out Signal: Latched Output (Q)
Logic.LE14.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE15.Gate Out Signal: Output of the logic gate
Logic.LE15.Timer Out Signal: Timer Output
Logic.LE15.Out Signal: Latched Output (Q)
Logic.LE15.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE16.Gate Out Signal: Output of the logic gate
Logic.LE16.Timer Out Signal: Timer Output
Logic.LE16.Out Signal: Latched Output (Q)
Logic.LE16.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE17.Gate Out Signal: Output of the logic gate
Logic.LE17.Timer Out Signal: Timer Output
Logic.LE17.Out Signal: Latched Output (Q)
Logic.LE17.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE18.Gate Out Signal: Output of the logic gate
Logic.LE18.Timer Out Signal: Timer Output
Logic.LE18.Out Signal: Latched Output (Q)
Logic.LE18.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE19.Gate Out Signal: Output of the logic gate
Logic.LE19.Timer Out Signal: Timer Output
Logic.LE19.Out Signal: Latched Output (Q)
Logic.LE19.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE20.Gate Out Signal: Output of the logic gate
Logic.LE20.Timer Out Signal: Timer Output
Logic.LE20.Out Signal: Latched Output (Q)
Logic.LE20.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE21.Gate Out Signal: Output of the logic gate
Logic.LE21.Timer Out Signal: Timer Output
www.eaton.com 201