The external interrupt has the capability of waking up the processor when in the HALT mode. As
an interrupt is serviced, a control transfer occurs by pushing the Program Counter onto the stack,
followed by a branch to a subroutine at a specified location in the Program Memory. Only the Pro
-
gram Counter is pushed onto the stack. If the contents of the accumulator, status register or other
registers are altered by the interrupt service routine, which may corrupt the desired control se
-
quence, then the contents should be saved in advance.
62
A/D Type MCU
I N T C 0 R e g i s t e r H T 4 6 R 2 4 / H T 4 6 C 2 4
M a s t e r I n t e r r u p t g l o b a l e n a b l e
1 : g l o b a l e n a b l e
0 : g l o b a l d i s a b l e
N o t i m p l e m e n t e d , r e a d a s " 0 "
b 7 b 0
E T 0 I E E I E M IE I F T 0 F
T i m e r / E v e n t C o u n t e r 1 i n t e r r u p t e n a b l e
1 : e n a b l e
0 : d i s a b l e
E T 1 IT 1 F
E x t e r n a l i n t e r r u p t e n a b l e
1 : e n a b l e
0 : d i s a b l e
T i m e r / E v e n t C o u n t e r 0 i n t e r r u p t e n a b l e
1 : e n a b l e
0 : d i s a b l e
E x t e r n a l i n t e r r u p t r e q u e s t f l a g
1 : a c t i v e
0 : i n a c t i v e
T i m e r / E v e n t C o u n t e r 0 i n t e r r u p t r e q u e s t f l a g
1 : a c t i v e
0 : i n a c t i v e
T i m e r / E v e n t C o u n t e r 1 i n t e r r u p t r e q u e s t f l a g
1 : a c t i v e
0 : i n a c t i v e
I N T C 1 R e g i s t e r H T 4 6 R 2 4 / H T 4 6 C 2 4
A / D C o n v e r t e r I n t e r r u p t e n a b l e
1 : e n a b l e
0 : d i s a b l e
b 7 b 0
E A D I
N o t i m p l e m e n t e d , r e a d a s " 0 "
A D F H I F
I
2
C B u s I n t e r r u p t
1 : e n a b l e
0 : d i s a b l e
E H I
N o t i m p l e m e n t e d , r e a d a s " 0 "
A / D C o n v e r t e r r e q u e s t f l a g
1 : a c t i v e
0 : i n a c t i v e
I
2
C B u s I n t e r r u p t r e q u e s t f l a g
1 : a c t i v e
0 : i n a c t i v e
To Next Page
Loading...