EasyManua.ls Logo

L3 FA5000 - Page 52

L3 FA5000
202 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
COMPONENT MAINTENANCE MANUAL
AVIATION RECORDERS
Model FA5000
Initital Issue Page 10
Sep. 30/11
Description and Operation
23–7040
Use or disclosure of information on this sheet is subject to
the restrictions on the cover page of this document.
G3 Discrete_Input_Power O +18.5 volts DC, diode isolated power
used pull up the input discrete in order to
configure them for shunt configuration.
Referenced to the Signal Ground.
H9 Discrete_Input1 I ATE Present conditioned as the CVR
REPLAY INHIBIT FDR INHIBIT shunt
discrete input to the 12bit ADC convert
er. The discrete state is determined as
high or low by comparison to internally
programmed thresholds. Referenced to
the Signal Ground.
G9 Discrete_Input2 I Conditioned ATE Present shunt discrete
input to the 12bit ADC converter. The
discrete state is determined as high or
low by comparison to internally pro
grammed thresholds. Referenced to the
Signal Ground.
H8 Discrete_Input3 I Conditioned FDR INPUT DATA RATE
PROGRAM PIN A shunt discrete input to
the 12bit ADC converter. The discrete
state is determined as high or low by
comparison to internally programmed
thresholds. Referenced to the Signal
Ground.
G8 Discrete_Input4 I Conditioned FDR INPUT DATA RATE
PROGRAM PIN B shunt discrete input to
the 12bit ADC converter. The discrete
state is determined as high or low by
comparison to internally programmed
thresholds. Referenced to the Signal
Ground.
G6 Discrete_Input5 I Not Used. Conditioned CVR IDENT
PROGRAM PIN shunt discrete input to
the 12bit ADC converter. The discrete
state is determined as high or low by
comparison to internally programmed
thresholds. Referenced to the Signal
Ground. Circuitry not populated on the AI
PWA. Input remains pulled high on the
AI PWA.
F6 Discrete_Input6 I Conditioned CESSATION OF RECORD
ING shunt discrete input to the 12bit
ADC converter. The discrete state is de
termined as high or low by comparison to
internally programmed thresholds. Refer
enced to the Signal Ground.
The document reference is online, please check the correspondence between the online documentation and the printed version.

Table of Contents

Other manuals for L3 FA5000

Related product manuals