iv Table of Contents
Performance Verification
5.1 Introduction 5-1
5.1.1 List of Tested Characteristics 5-1
5.1.2 Calibration Cycle 5-1
5.2 Test Equipment Required 5-2
5.2.1 Test Records 5-2
5.3 Turn On 5-2
5.4 Input Impedance 5-3
5.4.1 Channel Input Impedance 5-3
5.4.2 External Trigger Input Impedance 5-6
5.5 Leakage Current 5-7
5.5.1 Channel Leakage Current 5-7
5.5.2 External Trigger Leakage Current 5-10
5.6 Peak-Peak Noise Level 5-12
5.6.1 5 GS/s 50 Ohm 5-12
5.6.2. 10 GS/s Channel Mode (WR6100 & WR6200 only) 5-14
5.7 DC Accuracy 5-17
5.7.1 Positive 50Ω DC Accuracy 5-17
5.7.2 Negative 50Ω DC Accuracy 5-20
5.7.1 Positive 1MΩ DC Accuracy 5-21
5.7.2 Negative 1MΩ DC Accuracy 5-23
5.8 Offset Accuracy 5-25
5.8.1 Positive 50Ω Offset Accuracy 5-25
5.8.2 Negative 50Ω Offset Accuracy 5-27
5.8.3 Positive 1MΩ Offset Accuracy 5-28
5.8.4 Negative 1MΩ Offset Accuracy 5-30
5.9 Bandwidth 5-31
5.9.1 Description 5-31
5.10 Trigger Level 5-36
5.10.1 Description 5-36
5.10.2 Channel Trigger at 0 Division Threshold 5-36
5.10.3 Channel Trigger at +2.5 Divisions Threshold 5-38
5.10.4 Channel Trigger at −2.5 Divisions Threshold 5-39
5.11 Time Base Accuracy 5-41
5.11.1 Description 5-41
5.11.2 10 GHz Clock Verification Procedure 5-41
To Next Page
Loading...
