EasyManua.ls Logo

NXP Semiconductors S32G2 - Digital Frequency Synthesizer (DFS); CORE DFS Configuration; PERIPH DFS Configuration

NXP Semiconductors S32G2
16 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
DFS
S32G2 Vehicle Network Processor - Clock Configuration Guide, Rev. 1, 11/2021
4 NXP Semiconductors
NOTE
For a crystal of 40 MHz, NXP recommends using RDIV = 1 for better
jitter performance.
2. MFI : Integer part of LDF
3. MFN : Numerator of fractional LDF
4. DIV : Division value
5. STEPSIZE : Step size for modulation depth and frequency in frequency modulation mode
6. STEPNO : Number of steps to achieve modulation depth in frequency modulation mode.
3. DFS
The document provides the coherent values for following DFS:
1. CORE_DFS
2. PERIPH_DFS

Related product manuals