EasyManuals Logo

Quectel LPWA Series Hardware Design

Quectel LPWA Series
90 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #25 background imageLoading...
Page #25 background image
LPWA Module Series
BG950A-GL&BG951A-GL_Hardware_Design
24
/89
Pin Name
Pin No.
I/O
Description
DC
Characteristics
Comment
ANT_MAIN
60
AIO
Main antenna
interface
50 Ω impedance
ANT_GNSS
49
AI
GNSS antenna
interface
50 Ω impedance.
If unused, keep
this pin open.
Pin Name
Pin No.
I/O
Description
DC
Characteristics
Comment
GPIO1
25
DIO
General-purpose
input/output
V
OL
max = 0.38 V
V
OH
min = 1.36 V
V
IL
min = -0.2 V
V
IL
max = 0.57 V
V
IH
min = 1.19 V
V
IH
max = 2.0 V
1.8 V power
domain.
If unused, keep
this pin open.
GPIO2
26
DIO
GPIO3
64
DIO
GPIO4
65
DIO
GPIO5
66
DIO
GPIO6
85
DIO
GPIO7
86
DIO
GPIO8
87
DIO
GPIO9
88
DIO
Pin Name
Pin No.
I/O
Description
DC
Characteristics
Comment
ADC0
24
AI
General-purpose
ADC interface
Voltage range:
0–1.8 V
If unused, keep
this pin open.
ADC1
2
AI
General-purpose
ADC interface
Voltage range:
0–1.8 V
Pin Name
Pin No.
I/O
Description
DC
Characteristics
Comment
W_DISABLE#
18
DI
Airplane mode control
V
IL
min = -0.2 V
V
IL
max = 0.57 V
V
IH
min = 1.19 V
V
IH
max = 2.0 V
1.8 V power
domain.
Pulled up by
default.
When it is at low

Table of Contents

Other manuals for Quectel LPWA Series

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Quectel LPWA Series and is the answer not in the manual?

Quectel LPWA Series Specifications

General IconGeneral
BrandQuectel
ModelLPWA Series
CategoryGSM/GPRS Modules
LanguageEnglish

Related product manuals