Sony CDX-CA710X - Block Diagrams; CD Section Block Diagram

15 15
CDX-CA710X/CA790X
3-2. BLOCK DIAGRAM — CD SECTION —
84
85
82
83
16
12
D/A
CONV
TRACKING
ERROR
FORCUS
ERROR
9
1
OSC
EFM
DEMOD
SERVO
CTL
RF
EQ
52
56
54
55
DSUB CODE
PROCESS
8
7
6
5
4
3
2
59
50
60
57
21
22
23
55
54
53
52
I/F
87
86
97
98
LD
DRIVE
Q1
FOCUS
COIL
DRIVE
TRACKING
COIL
DRIVE
SLED
MOTOR
DRIVE
SPINDLE
MOTOR
DRIVE
LOADING
MOTOR
DRIVE
6
5
23
2
15
16
17
18
13
14
11
12
9
10
26
62 63 64 65
63
62
33
M902
(SLED)
M901
(SPINDLE)
M903
(LOADING)
SW1
(DISC IN)
SW2
(SELF)
SW3
(LIMIT)
SW5
(DOWN)
X1
16.9344MHz
OPTICAL PICK-UP
KSS-720A
I-V
CONV.
CDL
STB
AO
CD_TSO
31
CD_PACK
51
TSTB
CD TSI
CD TCKO
CD_RST
RFOK
D SW
INSW
SELF SW
LIMIT
CD_LM _LO
CD_LM_ EJ
R-CH
TUNER
SECTION
A
23 24
M
M
M
1
RESET
S303
(RESET)
2
IC302
U-COM+5V
LOUT
ROUT
PACK
TSTB
TSI
TSCK
SI
RFOK
SO
SCK
STB
AO
XTALEN
RST
RESET
A
C
B
D
E
F
PD
LD
A
C
B
D
E
F
PD
A+5V
LD
APC
FCS-
FCS+
TRK+
TRK-
SL-
SL+
SP-
SP+
LD-
LD+
FOCUS
COIL
TRACKING
COIL
FD
TD
SD
MD
LOAD
EJECT
SYSTEM CONTROL
IC303 (1/3)
RF AMP,DIGITAL SERVO
DIGITAL SIGNAL PROCESSOR
IC1
FOCUS/TRACKING COIL DRIVE,
SLED/SPINDLE/LOADING MOTOR DRIVE
IC2
FD TD SD MD
• Signal path
:CD
• R-ch is omitted due to
same as L-ch.
(Page 16)