EasyManua.ls Logo

Sony STR-DG910 - Page 73

Sony STR-DG910
106 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
73
STR-DG910
Pin No. Pin Name I/O Pin Description
92 CVSS Ground (for core)
93 OVDD Power supply pin (+3.3 V) (for I/O)
94 to 97 MA10, MA8, MA11, MA9 O Address signal output for SD-RAM.
98 OVDD Power supply pin (+3.3 V) (for I/O)
99 OVSS Ground (for I/O)
100 RAS O Row address strobe signal output for SD-RAM.
101 DQM O Data mask signal output for SD-RAM.
102 CAS O Column address strobe signal output for SD-RAM.
103 MCLK O Serial data transfer clock signal output for SD-RAM.
104 WE O Write enable signal output for SD-RAM.
105 TEST3 I Test pin (Fixed at L in this set)
106 TEST4 I Test pin (Fixed at L in this set)
107 OVSS Ground (for I/O)
108 OVDD Power supply pin (+3.3 V) (for I/O)
109 CVDD Power supply pin (+2.5 V) (for core)
110 to 113 MD7, MD8, MD6, MD9 I/O Two-way data bus with SD-RAM.
114 OVDD Power supply pin (+3.3 V) (for I/O)
115 OVSS Ground (for I/O)
116 to 119 MD5, MD10, MD4, MD11 I/O Two-way data bus with SD-RAM.
120 OVDD Power supply pin (+3.3 V) (for I/O)
121 OVSS Ground (for I/O)
122 to 125 MD3, MD12, MD2, MD13 I/O Two-way data bus with SD-RAM.
126 OVSS Ground (for I/O)
127 CVSS Ground (for core)
128 OVDD Power supply pin (+3.3 V) (for I/O)
129 to 132 MD1, MD14, MD0, MD15 I/O Two-way data bus with SD-RAM.
133 SLV I
MPU interface slave address setting pin. Slave address setting: 0X72 when SLV is “0”,
0X70 when SLV is “1”.
134 RFFO (CSB) O MPEG flag (repeat first field flag) signal output (Not used in this set)
135 SDA I/O
I2C two-way data bus with HDMI receiver, HDMI transmitter, HDMI controller,
video A/D converter and video encoder.
136 SCL I Serial data transfer clock signal input from HDMI controller.
137 SRN I System reset signal input from HDMI controller. (L: reset)
138 OVSS Ground (for I/O)
139 CVDD Power supply pin (+2.5 V) (for core)
140 PLL=VDD Power supply pin (+2.5 V) (for PLL)
141 VPDX (CPOUT) Not used. (Open)
142 TEST6 (VCION I Test pin (Fixed at L in this set)
143 PLL_GND Ground (for I/O)
144 IVDD Power supply pin (+3.3 V) (for I/O)
w
w
w
.
x
i
a
o
y
u
1
6
3
.
c
o
m
Q
Q
3
7
6
3
1
5
1
5
0
9
9
2
8
9
4
2
9
8
T
E
L
1
3
9
4
2
2
9
6
5
1
3
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299
http://www.xiaoyu163.com
http://www.xiaoyu163.com

Table of Contents

Other manuals for Sony STR-DG910

Related product manuals