EasyManua.ls Logo

Sony STR-V919 - IC Block Diagrams

Sony STR-V919
62 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
— 61 —
3-24. IC BLOCK DIAGRAMS
IC201 NJM2296D (VIDEO BOARD) IC1403 TC74VHC393FT(EL) (DIGITAL BOARD)
14 13 12 11 10 9 8
1 2 3 4 5 6 7
Q
A
Q
B
Q
C
Q
D
A
CLEAR
VCC
Q
A
Q
B
Q
C
Q
D
A
CLEAR
GND
IC1005 TC74HC151AF (EL) (D. IN/OUT BOARD) IC1108 MC74HC00AF (DIGITAL BOARD)
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
D3D2
D1
D0
Y
W
SC
D4
D5
D6
D7
A
B
D3
D2
D1
D0
Y
XY
OE
GND
V
CC
D4
D5
D6
D7
A
B
C
12
3
4
5
6
7
8
14
13
12 11
10
9
IN1
IN1
IN2
IN2
O
UT1
O
UT2
GND
VDD
IN3
IN3
OUT3
IN4
IN4
OUT4
IC1301 CS4926 (DIGITAL BOARD)
9
S5
S6
S7
S4
S1
S2
S3
Vout1
Vout2 Vout3
V-
GND
SW3
SW2SW1
SW5 SW4
Vin1 Vin2
Vin3Vin4Vin5
V+
10111213141516
1 52 3 4 6 7 8
DATA0,EMAD0,GPIO0
DATA1,EMAD1,GPIO1
DATA2,EMAD2,GPIO2
DATA3,EMAD3,GPIO3
DATA4,EMAD4,GPIO4
DATA5,EMAD5,GPIO5
DATA6,EMAD6,GPIO6
DATA7,EMAD7,GPIO7
VSS2
VDD2
A0,SCCLK
WR,
DS,
EMWR,
GPIO10
MCLK
CLK IN
XMT958
EXTMEM,
GPIO8
PARALLEL
or
SERIAL
HOST
INTERFACE
COMPRESSED
DATA INPUT
INTERFACE
SP DIF
RECEIVER
DIGITAL
AUDIO
INPUT
INTERFACE
PLL
CLOCK
MANAGER
RAM
INPUT BUFFER
RAM
OUTPUT BUFFER
OUTPUT
FORMATTER
30
CMPREQ,LRCKN2
29
CLKSEL 31
FILTD
32
FILTS
33
VDDA
34
VSSA
35
RESET 36
DD
37
DC
38
21
ABOOT,
INTREQ
20
SCDIO,
SCDOUT,
PSEL,
GPIO9
19
CMPCLK,
SCLKN2
28
CMPDAT,
RCV958,
SDATAN2
27
LRCKN1
26
SCLKN1,
STCCLK2
25
VSS3
24
VDD3
23
SDATAN1
22
CS
18
7
44
SCLK
43
LRCLK
42
AUDATA0
41
AUDATA1
40
AUDATA2
39
4
RD,
R/W,
EMOE,
GPIO11
5
A1,
SCDIN
6
3
FRAMER SHIFTER
INPUT BUFFER CONTROLLER
17
16
15
14
13
12
11
10
9
8
VSS1
2
VDD1
1
RAM
PROGRAM MEMORY
RAM
DATA MEMORY
ROM
PROGRAM MEMORY
ROM
DATA MEMORY
24-Bit
DSP
PROCESSING
STC

Related product manuals