EasyManuals Logo

ST STM32G491 User Manual

ST STM32G491
2126 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #486 background imageLoading...
Page #486 background image
Filter math accelerator (FMAC) RM0440
486/2126 RM0440 Rev 4
18 Filter math accelerator (FMAC)
18.1 FMAC introduction
The filter math accelerator unit performs arithmetic operations on vectors. It comprises a
multiplier/accumulator (MAC) unit, together with address generation logic which allows it to
index vector elements held in local memory.
The unit includes support for circular buffers on input and output, which allows digital filters
to be implemented. Both finite and infinite impulse response filters can be realized.
The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing
up the processor for other tasks. In many cases it can accelerate such calculations
compared to a software implementation, resulting in a speed-up of time critical tasks.
18.2 FMAC main features
16 x 16-bit multiplier
24 + 2-bit accumulator with addition and subtraction
16-bit input and output data
256 x 16-bit local memory
Up to three areas can be defined in memory for data buffers (two input, one output),
defined by programmable base address pointers and associated size registers
Input and output buffers can be circular
Filter functions: FIR, IIR (direct form 1)
Vector functions: Dot product, convolution, correlation
AHB slave interface
DMA read and write data channels

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32G491 and is the answer not in the manual?

ST STM32G491 Specifications

General IconGeneral
BrandST
ModelSTM32G491
CategoryMicrocontrollers
LanguageEnglish

Related product manuals