EasyManua.ls Logo

Supermicro X11SRA - Page 72

Supermicro X11SRA
110 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Super X11SRA/-F/-RF User Manual
72
Execute Disable Bit
Set to Enabled for Execute Disable Bit support which will allow the processor to designate
areas in the system memory where an application code can execute and where it cannot,
thus preventing a worm or a virus from ooding illegal codes to overwhelm the processor or
damaging the system during a virus attack. The options are Disabled and Enabled. (Refer
to Intel and Microsoft websites for more information.)
Enable Intel(R) TXT
Select Enabled to enable Intel Trusted Execution Technology (TXT) support to enhance
system security and data integrity. The options are Disabled and Enabled.
Intel
®
(VMX) Virtualization Technology
Select Enable to use Intel Virtualization Technology so that I/O device assignments will be
reported directly to the VMM (Virtual Memory Management) through the DMAR ACPI Tables.
This feature offers fully-protected I/O resource-sharing across the Intel platforms, providing
the user with greater reliability, security, and availability in networking and data-sharing. The
options are Disabled and Enabled.
PPIN Control
Select Unlock/Enable to use the Protected-Processor Inventory Number (PPIN) in the system.
The options are Unlock/Enable and Unlock/Disable.
Hardware Prefetcher
If this feature is set to Enabled, the hardware prefetcher will prefetch streams of data and
instructions from the main memory to the L2 cache to improve CPU performance. The options
are Disabled and Enabled.
Adjacent Cache Prefetch
Select Enable for the CPU to prefetch both cache lines for 128 bytes as comprised. Select
Disable for the CPU to prefetch both cache lines for 64 bytes. The options are Disable and
Enable.
DCU Streamer Prefetcher
If this feature is set to Enable, the DCU (Data Cache Unit) streamer prefetcher will prefetch
data streams from the cache memory to the DCU (Data Cache Unit) to speed up data
accessing and processing for CPU performance enhancement. The options are Disable and
Enable.
DCU IP Prefetcher
If this feature is set to Enable, the IP prefetcher in the DCU (Data Cache Unit) will prefetch
IP addresses to improve network connectivity and system performance. The options are
Enable and Disable.

Table of Contents

Other manuals for Supermicro X11SRA

Related product manuals